TNETV6446AINZWT datasheet(83/227 Pages) TI1

83 / 227 page

TMS320DM6446

www.ti.com

SPRS283H – DECEMBER 2005 – REVISED SEPTEMBER 2010

System Interconnect

On the DM6446 device, the C64x+ megamodule, the ARM subsystem, the EDMA3 transfer controllers,

and the system peripherals are interconnected through a switch fabric architecture (shown in Figure 4-1).

The switch fabric is composed of multiple switched central resources (SCRs) and multiple bridges. The

SCRs establish low-latency connectivity between master peripherals and slave peripherals. Additionally,

the SCRs provide priority-based arbitration and facilitate concurrent data movement between master and

slave peripherals. Through SCR, the ARM subsystem can send data to the DDR2 Memory Controller

without affecting a data transfer between the EMAC and L2 memory. Bridges are mainly used to perform

bus-width conversion as well as bus operating frequency conversion. For example, in Figure 4-1, Bridge 8

performs a frequency conversion between a bus operating at DSP/6 clock rate and a bus operating at

DSP/3 clock rate. Furthermore, Bridge 3 performs a bus-width conversion between a 64-bit bus and a

32-bit bus.

The C64x+ megamodule, the ARM subsystem, the EDMA3 transfer controllers, and the various system

peripherals can be classified into two categories: master peripherals and slave peripherals. Master

peripherals are typically capable of initiating read and write transfers in the system and do not rely on the

EDMA3 or on a CPU to perform transfers to and from them. The system master peripherals include the

C64x+ megamodule, the ARM subsystem, the EDMA3 transfer controllers, CF/ATA, VLYNQ, EMAC, USB,

and VPSS. Not all master peripherals may connect to all slave peripherals. The supported connections

are designated by an X in Table 4-1.

Table 4-1. System Connection Matrix

SLAVE

MASTER

C64x+

ARM

DDR2 MEMORY CONTROLLER

SCR3(1)

C64x+

ARM

VPSS

CF/ATA

VLYNQ

EMAC

USB

EDMA3TC0

EDMA3TC1

HPI

X(2)

(1)

The C64x+ megamodule has access to only the following peripherals connected to SCR3: EDMA3, ASP, and Timers. All other

peripherals/modules that support a connection to SCR3 have access to all peripherals/modules connected to SCR3.

(2)

HPI's access to SCR3 is limited to the power and sleep controller registers, PLL1 and PLL2 registers, and HPI configuration registers.

System Interconnect

Submit Documentation Feedback

Product Folder Link(s): TMS320DM6446

TNETV6446AINZWT 数据表(PDF) 83 Page - Texas Instruments

TNETV6446AINZWT 数据表(HTML) 83 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载