TNETV6446AINZWT datasheet(30/227 Pages) TI1

30 / 227 page

TMS320DM6446

SPRS283H – DECEMBER 2005 – REVISED SEPTEMBER 2010

www.ti.com

Table 2-9. EMIFA Terminal Functions (continued)

SIGNAL

TYPE(1)

OTHER(2) (3)

DESCRIPTION

NAME

NO.

EM_CS4/

This pin is multiplexed between EMIFA, GPIO, and VLYNQ.

GPIO9/

I/O/Z

DVDD18

For EMIFA, it is Chip Select 4 output EM_CS4 for use with asynchronous memories

VLYNQ_SCRUN

(i.e., NOR flash) or NAND flash.

EM_CS5/

This pin is multiplexed between EMIFA, GPIO, and VLYNQ.

GPIO8/

I/O/Z

DVDD18

For EMIFA, it is Chip Select 5 output EM_CS5 for use with asynchronous memories

VLYNQ_CLOCK

(i.e., NOR flash) or NAND flash.

EM_R/W/

This pin is multiplexed between EMIFA, ATA/CF, and HPI.

INTRQ/

I/O/Z

DVDD18

For EMIFA, it is read/write output EM_R/W.

HR/W

EM_WAIT/

(RDY/BSY)/

IPU

This pin is multiplexed between EMIFA (NAND/SmartMedia/xD), ATA/CF, and HPI.

I/O/Z

IORDY/

DVDD18

For EMIFA, it is wait state extension input EM_WAIT.

HRDY

EM_OE/

(RE)/

This pin is multiplexed between EMIFA (NAND/SmartMedia/xD), ATA/CF, and HPI.

(IORD)/

I/O/Z

DVDD18

For EMIFA, it is output enable output EM_OE.

DIOR/

HDS1

EM_WE

(WE)

This pin is multiplexed between EMIFA (NAND/SmartMedia/xD), ATA/CF, and HPI.

(IOWR)/

I/O/Z

DVDD18

For NAND/SmartMedia/xD or EMIFA, it is write enable output EM_WE.

DIOW/

HDS2

This pin is multiplexed between EMIFA, ATA/CF, and HPI.

For EMIFA, this is the Bank Address 0 output (EM_BA[0]).

EM_BA[0]/

IPD

When connected to an 8-bit asynchronous memory, this pin is the lowest order bit of

DA0/

I/O/Z

DVDD18

the byte address.

HINT

When connected to a 16-bit asynchronous memory, this pin has the same function

as EMIF address pin 22 (EM_A[22]).

This pin is multiplexed between EMIFA, ATA/CF, and GPIO.

For EMIFA, this is the Bank Address 1 output EM_BA[1].

EM_BA[1]/

When connected to a 16 bit asynchronous memory this pin is the lowest order bit of

DA1/

I/O/Z

DVDD18

the 16-bit word address.

GPIO52

When connected to an 8-bit asynchronous memory, this pin is the 2nd bit of the

address.

EM_A[21]/

This pin is multiplexed between EMIFA, GPIO, and VLYNQ.

GPIO10/

I/O/Z

DVDD18

For EMIFA, it is address bit 21 output EM_A[21].

VLYNQ_TXD0

EM_A[20]/

This pin is multiplexed between EMIFA, GPIO, and VLYNQ.

GPIO11/

I/O/Z

DVDD18

For EMIFA, it is address bit 20 output EM_A[20].

VLYNQ_RXD0

EM_A[19]/

This pin is multiplexed between EMIFA, GPIO, and VLYNQ.

GPIO12/

I/O/Z

DVDD18

For EMIFA, it is address bit 19 output EM_A[19].

VLYNQ_TXD1

EM_A[18]/

This pin is multiplexed between EMIFA, GPIO, and VLYNQ.

GPIO13/

I/O/Z

DVDD18

For EMIFA, it is address bit 18 output EM_A[18].

VLYNQ_RXD1

EM_A[17]/

This pin is multiplexed between EMIFA, GPIO, and VLYNQ.

GPIO14/

I/O/Z

DVDD18

For EMIFA, it is address bit 17 output EM_A[17].

VLYNQ_TXD2

EM_A[16]/

This pin is multiplexed between EMIFA, GPIO, and VLYNQ.

GPIO15/

I/O/Z

DVDD18

For EMIFA, it is address bit 16 output EM_A[16].

VLYNQ_RXD2

EM_A[15]/

This pin is multiplexed between EMIFA, GPIO, and VLYNQ.

GPIO16/

I/O/Z

DVDD18

For EMIFA, it is address bit 15 output EM_A[15].

VLYNQ_TXD3

EM_A[14]/

This pin is multiplexed between EMIFA, GPIO, and VLYNQ.

GPIO17/

I/O/Z

DVDD18

For EMIFA, it is address bit 14 output EM_A[14].

VLYNQ_RXD3

Device Overview

Submit Documentation Feedback

Product Folder Link(s): TMS320DM6446

TNETV6446AINZWT 数据表(PDF) 30 Page - Texas Instruments

TNETV6446AINZWT 数据表(HTML) 30 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

TNETV6446AINZWT 数据表(PDF) 30 Page - Texas Instruments

TNETV6446AINZWT 数据表(HTML) 30 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载