数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETV6446AINZWT 数据表(PDF) 88 Page - Texas Instruments

Click here to check the latest version.
部件名 TNETV6446AINZWT
功能描述  Digital Media System-on-Chip
PDF  227 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETV6446AINZWT 数据表(HTML) 88 Page - Texas Instruments

Back Button TNETV6446AINZWT Datasheet HTML 84Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 85Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 86Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 87Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 88Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 89Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 90Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 91Page - Texas Instruments TNETV6446AINZWT Datasheet HTML 92Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 88 / 227 page
background image
Transmission Line
4.0 pF
1.85 pF
Z0 = 50
(see note)
Tester Pin Electronics
Data Manual Timing Reference Point
Output
Under
Test
NOTE: The data manual provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects
must be taken into account. A transmission line with a delay of 2 ns or longer can be used to produce the desired transmission line effect.
The transmission line is intended as a load only. It is not necessary to add or subtract the transmission line delay (2 ns or longer) from the
data manual timings.
42
3.5 nH
Device Pin
(see note)
Input requirements in this data manual are tested with an input slew rate of < 4 Volts per nanosecond (4 V/ns) at the device pin.
Vref
Vref = VIL MAX (or VOL MAX)
Vref = VIH MIN (or VOH MIN)
TMS320DM6446
SPRS283H – DECEMBER 2005 – REVISED SEPTEMBER 2010
www.ti.com
6
Peripheral and Electrical Specifications
6.1
Parameter Information
6.1.1
Parameter Information Device-Specific Information
Figure 6-1. Test Load Circuit for AC Timing Measurements
The load capacitance value stated is only for characterization and measurement of AC timing signals. This
load capacitance value does not indicate the maximum load the device is capable of driving.
6.1.1.1
Signal Transition Levels
All input and output timing parameters are referenced to Vref for both "0" and "1" logic levels. For 3.3 V I/O,
Vref = 1.5 V. For 1.8 V I/O, Vref = 0.9 V.
Figure 6-2. Input and Output Voltage Reference Levels for AC Timing Measurements
All rise and fall transition timing parameters are referenced to VIL MAX and VIH MIN for input clocks,
VOLMAX and VOH MIN for output clocks.
Figure 6-3. Rise and Fall Transition Time Voltage Reference Levels
88
Peripheral and Electrical Specifications
Copyright © 2005–2010, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TMS320DM6446



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com