TNETV6446AINZWT datasheet(31/227 Pages) TI1

31 / 227 page

TMS320DM6446

www.ti.com

SPRS283H – DECEMBER 2005 – REVISED SEPTEMBER 2010

Table 2-9. EMIFA Terminal Functions (continued)

SIGNAL

TYPE(1)

OTHER(2) (3)

DESCRIPTION

NAME

NO.

EM_A[13]/

This pin is multiplexed between EMIFA and GPIO.

I/O/Z

DVDD18

GPIO18

For EMIFA, it is address bit 13 output EM_A[13].

EM_A[12]/

This pin is multiplexed between EMIFA and GPIO.

I/O/Z

DVDD18

GPIO19

For EMIFA, it is address bit 12 output EM_A[12].

EM_A[11]/

This pin is multiplexed between EMIFA and GPIO.

I/O/Z

DVDD18

GPIO20

For EMIFA, it is address bit 11 output EM_A[11].

EM_A[10]/

This pin is multiplexed between EMIFA and GPIO.

I/O/Z

DVDD18

GPIO21

For EMIFA, it is address bit 10 output EM_A[10].

EM_A[9]/

This pin is multiplexed between EMIFA and GPIO.

I/O/Z

DVDD18

GPIO22

For EMIFA, it is address bit 9 output EM_A[9].

EM_A[8]/

This pin is multiplexed between EMIFA and GPIO.

I/O/Z

DVDD18

GPIO23

For EMIFA, it is address bit 8 output EM_A[8].

EM_A[7]/

This pin is multiplexed between EMIFA and GPIO.

I/O/Z

DVDD18

GPIO24

For EMIFA, it is address bit 7 output EM_A[7].

EM_A[6]/

This pin is multiplexed between EMIFA and GPIO.

I/O/Z

DVDD18

GPIO25

For EMIFA, it is address bit 6 output EM_A[6].

EM_A[5]/

This pin is multiplexed between EMIFA and GPIO.

I/O/Z

DVDD18

GPIO26

For EMIFA, it is address bit 5 output EM_A[5].

EM_A[4]/

This pin is multiplexed between EMIFA and GPIO.

I/O/Z

DVDD18

GPIO27

For EMIFA, it is address bit 4 output EM_A[4].

EM_A[3]/

This pin is multiplexed between EMIFA and GPIO.

I/O/Z

DVDD18

GPIO28

For EMIFA, it is address bit 3 output EM_A[3].

EM_A[2]/

This pin is multiplexed between EMIFA and HPI.

(CLE)/

I/O/Z

DVDD18

For EMIFA, this pin is the EM_A[2] address line.

HCNTL0

EM_A[1]/

(ALE)/

I/O/Z

DVDD18

This pin is multiplexed between EMIFA (NAND/SmartMedia.xD) and HPI.

HHWIL

This pin is multiplexed between EMIFA, ATA/CF, HPI, and GPIO.

EM_A[0]/

For EMIFA, this is Address output EM_A[0], which is the least significant bit on a

DA2/

32-bit word address.

I/O/Z

DVDD18

HCNTL1/

When connected to a 16-bit asynchronous memory, this pin is the 2nd bit of the

GPIO53

address.

For an 8-bit asynchronous memory, this pin is the 3rd bit of the address.

Device Overview

Submit Documentation Feedback

Product Folder Link(s): TMS320DM6446

TNETV6446AINZWT 数据表(PDF) 31 Page - Texas Instruments

TNETV6446AINZWT 数据表(HTML) 31 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

TNETV6446AINZWT 数据表(PDF) 31 Page - Texas Instruments

TNETV6446AINZWT 数据表(HTML) 31 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载