数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LITE49K2 数据表(PDF) 68 Page - STMicroelectronics

部件名 ST7LITE49K2
功能描述  Communication interfaces
PDF  245 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LITE49K2 数据表(HTML) 68 Page - STMicroelectronics

Back Button ST7LITE49K2 Datasheet HTML 64Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 65Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 66Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 67Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 68Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 69Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 70Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 71Page - STMicroelectronics ST7LITE49K2 Datasheet HTML 72Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 245 page
background image
Power saving modes
ST7LITE49K2
68/245
Figure 29.
Halt timing overview
1.
A reset pulse of at least 42 µs must be applied when exiting from Halt mode.
Figure 30.
Halt mode flowchart
1.
WDGHALT is an option bit. See option byte section for more details.
2.
Peripheral clocked with an external clock source can still be active.
3.
Only some specific interrupts can exit the MCU from Halt mode (such as external interrupt). Refer to
Table 18: ST7LITE49K2 interrupt mappingfor more details.
4.
Before servicing an interrupt, the CC register is pushed on the stack. The I bit of the CC register is set
during the interrupt routine and cleared when the CC register is popped.
5.
The CPU clock must be switched to 1 MHz (RC/8) or AWU RC before entering Halt mode.
HALT
RUN
RUN
256 CPU CYCLE
DELAY
RESET
OR
INTERRUPT
HALT
INSTRUCTION
FETCH
VECTOR
[Active-halt disabled]
HALT INSTRUCTION
RESET
INTERRUPT 3)
Y
N
N
Y
CPU
OSCILLATOR
PERIPHERALS 2)
IBIT
OFF
OFF
0
OFF
FETCH RESET VECTOR
OR SERVICE INTERRUPT
CPU
OSCILLATOR
PERIPHERALS
IBIT
ON
OFF
X 4)
ON
CPU
OSCILLATOR
PERIPHERALS
IBITS
ON
ON
X 4)
ON
256 CPU CLOCK CYCLE
DELAY 5)
WATCHDOG
ENABLE
DISABLE
WDGHALT 1)
0
WATCHDOG
RESET
1
(Active-halt disabled)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com