| 数据搜索系统,热门电子元器件搜索 |
|
ST7LITE49K2 数据表(PDF) 94 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7LITE49K2 数据表(HTML) 94 Page - STMicroelectronics |
|
94 / 245 page ![]() On-chip peripherals ST7LITE49K2 94/245 Now pulse width P between first capture and second capture is given by: where N is the number of overflows of 12-bit CNTR1. Figure 48. Long range input capture timing diagram P decimal F9 LT1 – LT2 1 ++ () × 0.004ms × decimal FFF N × () N ATICR2 ATICR1 – 1 – ++ () 1ms × + = F9h 00h LT1 F9h 00h LT2 ATH1 & ATL1 00h 0h LT1 ATH1 LT2 ATH2 fOSC/32 TB Counter1 CNTR1 LTIC LTICR ATICRH 00h ATL1 ATL2 ATICRL ATICR = ATICRH[3:0] & ATICRL[7:0] _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ ATH2 & ATL2 _ _ _ |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |