ST7LITE49K2 datasheet(97/245 Pages) STMICROELECTRONICS

97 / 245 page

ST7LITE49K2

On-chip peripherals

97/245

Figure 51.

Dynamic DCR2/3 update in one pulse mode

Force update

In order not to wait for the counterx overflow to load the value into active DCRx registers, a

programmable counterx overflow is provided. For both counters, a separate bit is provided

which when set, make the counters start with the overflow value, i.e. FFFh. After overflow,

the counters start counting from their respective auto reload register values.

These bits are FORCE1 and FORCE2 in the ATCSR2 register. FORCE1 is used to force an

overflow on Counter 1 and, FORCE2 is used for Counter 2. These bits are set by software

and reset by hardware after the respective counter overflow event has occurred.

This feature can be used at any time. All related features such as PWM generation, Output

Compare, Input Capture, One-pulse (refer to Figure 51: Dynamic DCR2/3 update in one

pulse mode) etc. can be used this way.

Figure 52.

Force overflow timing diagram

CNTR2

LTIC

000

fcounter2

(DCR2/3)old

(DCR2/3)new

DCR2/3

FORCE2

TRAN2

FFF

(DCR3)old

(DCR3)new

ATR2

000

PWM2/3

extra PWM3 period due to DCR3

update dynamically in one-pulse

mode.

000

FFF

ARRx

E04

E03

fCNTRx

CNTRx

FORCEx

FORCE2 FORCE1

ATCSR2 register

ST7LITE49K2 数据表(PDF) 97 Page - STMicroelectronics

ST7LITE49K2 数据表(HTML) 97 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载