ST7LITE49K2 datasheet(75/245 Pages) STMICROELECTRONICS

75 / 245 page

ST7LITE49K2

I/O ports

75/245

Spurious interrupts

When enabling/disabling an external interrupt by setting/resetting the related OR register bit,

a spurious interrupt is generated if the pin level is low and its edge sensitivity includes

falling/rising edge. This is due to the edge detector input which is switched to '1' when the

external interrupt is disabled by the OR register.

To avoid this unwanted interrupt, a "safe" edge sensitivity (rising edge for enabling and

falling edge for disabling) has to be selected before changing the OR register bit and

configuring the appropriate sensitivity again.

Caution:

In case a pin level change occurs during these operations (asynchronous signal input), as

interrupts are generated according to the current sensitivity, it is advised to disable all

interrupts before and to reenable them after the complete previous sequence in order to

avoid an external interrupt occurring on the unwanted edge.

This corresponds to the following steps:

Set the interrupt mask with the SIM instruction (in cases where a pin level change

could occur)

Select rising edge

Enable the external interrupt through the OR register

Select the desired sensitivity if different from rising edge

Reset the interrupt mask with the RIM instruction (in cases where a pin level

change could occur)

2. To disable an external interrupt:

Set the interrupt mask with the SIM instruction SIM (in cases where a pin level

change could occur)

Select falling edge

Disable the external interrupt through the OR register

Select rising edge

Reset the interrupt mask with the RIM instruction (in cases where a pin level

change could occur)

10.2.2

Output modes

Setting the DDRx bit selects output mode. Writing to the DR bits applies a digital value to the

I/O through the latch. Reading the DR bits returns the previously stored value.

If an OR bit is available, different output modes can be selected by software: push-pull or

open-drain. Refer to I/O Port Implementation section for configuration.

Table 23.

DR value and output pin status

Push-pull

Open-drain

0VOL

VOL

1VOH

Floating

ST7LITE49K2 数据表(PDF) 75 Page - STMicroelectronics

ST7LITE49K2 数据表(HTML) 75 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

ST7LITE49K2 数据表(PDF) 75 Page - STMicroelectronics

ST7LITE49K2 数据表(HTML) 75 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载