数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9544/PCBZ 数据表(PDF) 42 Page - Analog Devices

部件名 AD9544/PCBZ
功能描述  Quad Input, 10-Output, Dual DPLL, 1 pps Synchronizer and Jitter Cleaner
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9544/PCBZ 数据表(HTML) 42 Page - Analog Devices

Back Button AD9544/PCBZ Datasheet HTML 38Page - Analog Devices AD9544/PCBZ Datasheet HTML 39Page - Analog Devices AD9544/PCBZ Datasheet HTML 40Page - Analog Devices AD9544/PCBZ Datasheet HTML 41Page - Analog Devices AD9544/PCBZ Datasheet HTML 42Page - Analog Devices AD9544/PCBZ Datasheet HTML 43Page - Analog Devices AD9544/PCBZ Datasheet HTML 44Page - Analog Devices AD9544/PCBZ Datasheet HTML 45Page - Analog Devices AD9544/PCBZ Datasheet HTML 46Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 62 page
background image
AD9544
Data Sheet
Rev. 0 | Page 42 of 62
Bits[D6:D0]
(Hex)
Control Function
Destination Proxy
Status Function
Source Proxy (or Description)
0x38
Unassigned
Not applicable
DPLL0 tuning word history
status
Register 0x3102, Bit D0
0x39
Unassigned
Not applicable
DPLL0 tuning word history
updated
Not applicable
0x3A
Unassigned
Not applicable
DPLL0 frequency clamped
Register 0x3102, Bit D1
0x3B
Unassigned
Not applicable
DPLL0 phase slew limited
Register 0x3102, Bit D2
0x3C
Unassigned
Not applicable
PLL0 distribution
synchronized
Not applicable
0x3D
Unassigned
Not applicable
Unassigned
Not applicable
0x3E
Unassigned
Not applicable
DPLL0 phase step detected
Not applicable
0x3F
Unassigned
Not applicable
DPLL0 fast acquisition active
Register 0x3102, Bit D4
0x40
PLL0 power-down
Register 0x2100, Bit D0
DPLL0 fast acquisition
complete
Register 0x3102, Bit D5
0x41
DPLL0 user freerun
Register 0x2105, Bit D0
DPLL0 feedback divider
resync
Not applicable
0x42
DPLL0 user holdover
Register 0x2105, Bit D1
PLL0 distribution phase slew
enable
Register 0x310D, logical OR of
Bits[5:0]
0x43
DPLL0 clear tuning
word history
Register 0x2107, Bit D1
PLL0 distribution
configuration error
Register 0x310E, logical OR of Bits[5:0]
0x44
Synchronize PLL0
distribution dividers
Register 0x2101, Bit D3
Unassigned
Not applicable
0x45
DPLL0 translation
profile select, Bit 0
Register 0x2105, Bit D4
Unassigned
Not applicable
0x46
DPLL0 translation
profile select, Bit 1
Register 0x2105, Bit D5
Unassigned
Not applicable
0x47
DPLL0 translation
profile select, Bit 2
Register 0x2105, Bit D6
Unassigned
Not applicable
0x48
Unassigned
Not applicable
Unassigned
Not applicable
0x49
Unassigned
Not applicable
Unassigned
Not applicable
0x4A
Unassigned
Not applicable
Unassigned
Not applicable
0x4B
Unassigned
Not applicable
Unassigned
Not applicable
0x4C
Unassigned
Not applicable
Unassigned
Not applicable
0x4D
Unassigned
Not applicable
Unassigned
Not applicable
0x4E
Unassigned
Not applicable
Unassigned
Not applicable
0x4F
Unassigned
Not applicable
Unassigned
Not applicable
0x50
Mute OUT0A
Register 0x2102, Bit D2
DPLL1 phase locked
Register 0x3200, Bit D1
0x51
Mute OUT0AA
Register 0x2102, Bit D3
DPLL1 frequency locked
Register 0x3200, Bit D2
0x52
Reset OUT0A/
OUT0AA driver
Register 0x2102, Bit D5
APLL1 locked
Register 0x3200, Bit D3
0x53
Mute OUT0B
Register 0x2103, Bit D2
APLL1 calibration in progress
Register 0x3200, Bit D4
0x54
Mute OUT0BB
Register 0x2103, Bit D3
DPLL1 active
Register 0x300A, Bit D5 || Bit D4 || Bit
D3 || Bit D2 || Bit D1 || Bit D0
0x55
Reset OUT0B/
OUT0BB driver
Register 0x2103, Bit D5
DPLL1 freerun
Register 0x3201, Bit D0
0x56
Mute OUT0C
Register 0x2104, Bit D2
DPLL1 holdover
Register 0x3201, Bit D1
0x57
Mute OUT0CC
Register 0x2104, Bit D3
DPLL1 switching
Register 0x3201, Bit D2
0x58
Reset OUT0C/
OUT0CC driver
Register 0x2104, Bit D5
DPLL1 tuning word history
status
Register 0x3202, Bit D0
0x59
Mute OUT0xP/
OUT0xN drivers
Register 0x2101, Bit D1
DPLL1 tuning word history
updated
Not applicable
0x5A
Reset OUT0xP/
OUT0xN drivers
Register 0x2101, Bit D2
DPLL1 frequency clamped
Register 0x3202, Bit D1
0x5B
Channel 0 N-shot
request
Register 0x2101, Bit D0
DPLL1 phase slew limited
Register 0x3202, Bit D2
0x5C
Unassigned
Not applicable
PLL1 distribution
synchronized
Not applicable



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com