AD9544SLASHPCBZ datasheet(8/62 Pages) AD

8 / 62 page

AD9544

Data Sheet

Rev. 0 | Page 8 of 62

REFERENCE MONITORS

Table 6.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

REFERENCE MONITORS

Reference Monitor

Loss of Reference

Detection Time

4.9 + 0.13 × tPFD

µs

tPFD is the nominal phase detector period, R/fREF, where R

is the frequency division factor determined by the R

divider, and fREF is the frequency of the active reference

Frequency Out of

Range Limits

1.5 × 107

ppb

Parts per billion (ppb) is defined as Δf/fREF, where Δf is the

frequency deviation, and fREF is the reference input

frequency; programmable with the lower bound, subject

to quality of the system clock (or the source of system

clock compensation); 1.5 × 107 is equivalent to 1.5%

Validation Timer

0.001

1048

sec

Programmable in 1 ms increments

Excess Jitter Alarm Threshold

65535

Programmable in 1 ns increments

DPLL PHASE CHARACTERISTICS

Table 7.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

MAXIMUM OUTPUT PHASE

PERTURBATION

Assumes a jitter free reference; satisfies Telcordia GR-1244-CORE

requirements; 0 ppm frequency difference between references;

reference switch initiated via register map (see the AD9544 Register

Map Reference Manual) by faulting the active reference input

Phase Refinement Disabled

50 Hz DPLL loop bandwidth; normal phase margin mode; frequency

translation = 19.44 MHz to 155.52 MHz; 49.152 MHz signal generator

used for system clock source

Peak

±20

±140

Steady State

Phase Buildout Operation

±18

±125

Hitless Operation

Phase Refinement Enabled

50 Hz DPLL loop bandwidth; high phase margin mode; phase

refinement iterations = 4; frequency translation = 19.44 MHz to

155.52 MHz; 49.152 MHz signal generator used for system clock source

Peak

±5

±40

Steady State

Phase Buildout Operation

±4

±35

Hitless Operation

PHASE SLEW LIMITER

0.001

250

µs/sec

See the AN-1420 Application Note, Phase Buildout and Hitless

Switchover with Digital Phase-Locked Loops (DPLLs)

AD9544/PCBZ 数据表(PDF) 8 Page - Analog Devices

AD9544/PCBZ 数据表(HTML) 8 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表下载