数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9544/PCBZ 数据表(PDF) 48 Page - Analog Devices

部件名 AD9544/PCBZ
功能描述  Quad Input, 10-Output, Dual DPLL, 1 pps Synchronizer and Jitter Cleaner
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9544/PCBZ 数据表(HTML) 48 Page - Analog Devices

Back Button AD9544/PCBZ Datasheet HTML 44Page - Analog Devices AD9544/PCBZ Datasheet HTML 45Page - Analog Devices AD9544/PCBZ Datasheet HTML 46Page - Analog Devices AD9544/PCBZ Datasheet HTML 47Page - Analog Devices AD9544/PCBZ Datasheet HTML 48Page - Analog Devices AD9544/PCBZ Datasheet HTML 49Page - Analog Devices AD9544/PCBZ Datasheet HTML 50Page - Analog Devices AD9544/PCBZ Datasheet HTML 51Page - Analog Devices AD9544/PCBZ Datasheet HTML 52Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 62 page
background image
AD9544
Data Sheet
Rev. 0 | Page 48 of 62
The frequency lock detector provides the user with two status
bits in the IRQ map DPLLx mask section of the register map. The
DPLLx frequency lock bit (where x is 0 or 1) latches to Logic 1
when the DPLL changes state from not frequency locked to
frequency locked. The DPLLx frequency unlock bit latches to
Logic 1 when the DPLL changes state from frequency locked to
not frequency locked. Because these are latched bits, the user
must clear them via the IRQ map DPLLx clear section of the
register map to obtain visibility of subsequent state transitions
of the frequency lock detector.
The frequency lock detector uses the 24-bit unsigned Profile x
frequency lock threshold bit field (where x is a value from 0
through 7, corresponding to a particular source profile),
specified in units of picoseconds. Thus, the frequency threshold
value extends from 0 ps to 16.7 µs and represents the absolute
value of the difference in period between the reference and
feedback signals at the input to the DPLL.
Profile x Frequency Lock Threshold = |1/fREF
− 1/fFB|/10−12
where:
fREF
is the frequency of the signal at the DPLL PFD reference
input.
fFB
is the frequency of the signal at the DPLL PFD feedback
input.
Consider a case where it is desirable to set the Profile x
frequency lock threshold bit field to meet the frequency
threshold when the signal from the reference TDC is 80 kHz
and the signal from the feedback TDC is 79.32 kHz (or vice
versa).
Profile x Frequency Lock Threshold = |1/fREF
− 1/fFB|/10−12
= |1/80,000 − 1/79,320|/10−12
= 170,161 (nearest integer)
= 0x0298B1 (hexadecimal)
For more information on how to choose the appropriate frequency
lock threshold, fill rate, and drain rate values for a given application,
refer to the AN-1061 Application Note.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com