AD9544SLASHPCBZ datasheet(58/62 Pages) AD

58 / 62 page

AD9544

Data Sheet

Rev. 0 | Page 58 of 62

DATA BIT N – 1

DATA BIT N

CSB

SCLK

SDIO

SDO

tDV

Figure 56. Timing Diagram for Serial Control Port Register Read—MSB First

CSB

SCLK DON'T CARE

DON'T CARE

16-BIT INSTRUCTION HEADER

SDIO

DON'T CARE

A0 A1

A9 A10 A11 A12

R/W

A14

A13

D5 D6

Figure 57. Serial Control Port Write—LSB First, Address Increment, Two Bytes of Data

SCLK

SDIO

tHIGH

tLOW

tCLK

tDS

tDH

BIT N

BIT N + 1

Figure 58. Serial Control Port Timing—Write

Table 36. Serial Control Port Timing

Parameter

Description

tDS

Setup time between data and the rising edge of SCLK

tDH

Hold time between data and the rising edge of SCLK

tCLK

Period of the clock

Setup time between the CSB falling edge and the SCLK rising edge (start of the communication cycle)

Setup time between the SCLK rising edge and CSB rising edge (end of the communication cycle)

tHIGH

Minimum period that SCLK is in a logic high state

tLOW

Minimum period that SCLK is in a logic low state

tDV

SCLK to valid SDIO (see Figure 56)

AD9544/PCBZ 数据表(PDF) 58 Page - Analog Devices

AD9544/PCBZ 数据表(HTML) 58 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表下载

链接网址

AD9544/PCBZ 数据表(PDF) 58 Page - Analog Devices

AD9544/PCBZ 数据表(HTML) 58 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表 下载

链接网址

数据表下载