数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9544/PCBZ 数据表(PDF) 17 Page - Analog Devices

部件名 AD9544/PCBZ
功能描述  Quad Input, 10-Output, Dual DPLL, 1 pps Synchronizer and Jitter Cleaner
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9544/PCBZ 数据表(HTML) 17 Page - Analog Devices

Back Button AD9544/PCBZ Datasheet HTML 13Page - Analog Devices AD9544/PCBZ Datasheet HTML 14Page - Analog Devices AD9544/PCBZ Datasheet HTML 15Page - Analog Devices AD9544/PCBZ Datasheet HTML 16Page - Analog Devices AD9544/PCBZ Datasheet HTML 17Page - Analog Devices AD9544/PCBZ Datasheet HTML 18Page - Analog Devices AD9544/PCBZ Datasheet HTML 19Page - Analog Devices AD9544/PCBZ Datasheet HTML 20Page - Analog Devices AD9544/PCBZ Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 62 page
background image
Data Sheet
AD9544
Rev. 0 | Page 17 of 62
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
Channel 1—DPLL1, APLL1
Channel 0 powered down
RMS Jitter (12 kHz to 20 MHz)
Configuration 1—155.52 MHz
Device configuration: fSYSCLK = 52 MHz XTAL, fREF = 38.88 MHz,
fVCO = 3265.92 MHz, fOUT = 155.52 MHz, BWDPLL = 50 Hz, phase
buildout operation, half divide enabled
10 Hz Offset
−81
dBc/Hz
100 Hz Offset
−98
dBc/Hz
1 kHz Offset
−118
dBc/Hz
10 kHz Offset
−128
dBc/Hz
100 kHz Offset
−132
dBc/Hz
1 MHz Offset
−144
dBc/Hz
10 MHz Offset
−158
dBc/Hz
Floor
−162
dBc/Hz
Configuration 2—245.76 MHz
Device configuration: fSYSCLK = 52 MHz XTAL, fREF = 30.72 MHz,
fVCO = 3686.4 MHz, fOUT = 245.76 MHz, BWDPLL = 50 Hz, half
divide enabled; internal zero delay operation
10 Hz Offset
−76
dBc/Hz
100 Hz Offset
−93
dBc/Hz
1 kHz Offset
−114
dBc/Hz
10 kHz Offset
−124
dBc/Hz
100 kHz Offset
−127
dBc/Hz
1 MHz Offset
−138
dBc/Hz
10 MHz Offset
−156
dBc/Hz
Floor
−161
dBc/Hz
Configuration 3—491.52 MHz
Device configuration: fSYSCLK = 52 MHz XTAL, fCOMP = 19.2 MHz
TCXO, BWCOMP = 50 Hz, fREF = 1 Hz, fVCO = 3932.16 MHz, fOUT =
491.52 MHz, BWDPLL = 50 mHz, phase buildout operation
10 Hz Offset
−74
dBc/Hz
100 Hz Offset
−90
dBc/Hz
1 kHz Offset
−108
dBc/Hz
10 kHz Offset
−118
dBc/Hz
100 kHz Offset
−120
dBc/Hz
1 MHz Offset
−131
dBc/Hz
10 MHz Offset
−150
dBc/Hz
Floor
−160
dBc/Hz
Configuration 4—125 MHz
Device configuration: fSYSCLK = 52 MHz XTAL, fCOMP = 19.2 MHz
TCXO, BWCOMP = 50 Hz, fREF = 125 MHz, fVCO = 3250 MHz,
fOUT = 125 MHz, BWDPLL = 0.1 Hz, phase buildout operation
10 Hz Offset
−83
dBc/Hz
100 Hz Offset
−106
dBc/Hz
1 kHz Offset
−120
dBc/Hz
10 kHz Offset
−131
dBc/Hz
100 kHz Offset
−135
dBc/Hz
1 MHz Offset
−145
dBc/Hz
10 MHz Offset
−160
dBc/Hz
Floor
−163
dBc/Hz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com