数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9544/PCBZ 数据表(PDF) 61 Page - Analog Devices

部件名 AD9544/PCBZ
功能描述  Quad Input, 10-Output, Dual DPLL, 1 pps Synchronizer and Jitter Cleaner
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9544/PCBZ 数据表(HTML) 61 Page - Analog Devices

Back Button AD9544/PCBZ Datasheet HTML 54Page - Analog Devices AD9544/PCBZ Datasheet HTML 55Page - Analog Devices AD9544/PCBZ Datasheet HTML 56Page - Analog Devices AD9544/PCBZ Datasheet HTML 57Page - Analog Devices AD9544/PCBZ Datasheet HTML 58Page - Analog Devices AD9544/PCBZ Datasheet HTML 59Page - Analog Devices AD9544/PCBZ Datasheet HTML 60Page - Analog Devices AD9544/PCBZ Datasheet HTML 61Page - Analog Devices AD9544/PCBZ Datasheet HTML 62Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 61 / 62 page
background image
Data Sheet
AD9544
Rev. 0 | Page 61 of 62
Data Transfer Format
The write byte format is used to write a register address to the
RAM starting from the specified RAM address (see Table 38).
The send byte format is used to set up the register address for
subsequent reads (see Table 39). The receive byte format is used
to read the data byte(s) from RAM starting from the current
address (see Table 40). The read byte format is the combined
format of the send byte and the receive byte (see Table 41).
Table 38. Write Byte Format
S
Slave
address
W
A
RAM address high byte
A
RAM address low byte
A
RAM
Data 0
A
RAM
Data 1
A
RAM
Data 2
A
P
Table 39. Send Byte Format
S
Slave address
W
A
RAM address high byte
A
RAM address low byte
A
P
Table 40. Receive Byte Format
S
Slave address
R
A
RAM Data 0
A
RAM Data 1
A
RAM Data 2
A
P
Table 41. Read Byte Format
S
Slave
address
W
A
RAM address
high byte
A
RAM address
low byte
A
Sr
Slave
address
R
A
RAM
Data 0
A
RAM
Data 1
A
RAM
Data 2
A
P
I²C Serial Port Timing
S
Sr
S
P
SDA
SCL
tSP
tHD; STA
tSU; STA
tSU; DAT
tHD; DAT
tHD; STA
tSU; STO
tBUF
tR
tF
tR
tF
tHIGH
tLOW
Figure 64. I²C Serial Port Timing
Table 42. I²C Timing Definitions
Parameter
Description
fSCL
Serial clock
tBUF
Bus free time between stop and start conditions
tHD; STA
Repeated hold time start condition
tSU; STA
Repeated start condition setup time
tSU; STO
Stop condition setup time
tHD; DAT
Data hold time
tSU; DAT
Data setup time
tLOW
SCL clock low period
tHIGH
SCL clock high period
tR
Minimum/maximum receive SCL and SDA rise time
tF
Minimum/maximum receive SCL and SDA fall time
tSP
Pulse width of voltage spikes that must be suppressed by the input filter



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com