数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9544/PCBZ 数据表(PDF) 10 Page - Analog Devices

部件名 AD9544/PCBZ
功能描述  Quad Input, 10-Output, Dual DPLL, 1 pps Synchronizer and Jitter Cleaner
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9544/PCBZ 数据表(HTML) 10 Page - Analog Devices

Back Button AD9544/PCBZ Datasheet HTML 6Page - Analog Devices AD9544/PCBZ Datasheet HTML 7Page - Analog Devices AD9544/PCBZ Datasheet HTML 8Page - Analog Devices AD9544/PCBZ Datasheet HTML 9Page - Analog Devices AD9544/PCBZ Datasheet HTML 10Page - Analog Devices AD9544/PCBZ Datasheet HTML 11Page - Analog Devices AD9544/PCBZ Datasheet HTML 12Page - Analog Devices AD9544/PCBZ Datasheet HTML 13Page - Analog Devices AD9544/PCBZ Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 62 page
background image
AD9544
Data Sheet
Rev. 0 | Page 10 of 62
TIME DURATION OF DIGITAL FUNCTIONS
Table 9.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
TIME DURATION OF DIGITAL
FUNCTIONS
EEPROM to Register Download
Time
10
ms
Using the Typical Configuration from Table 3
Power-On Reset (POR)
25
ms
Time from power supplies > 80% to release of internal reset
Mx Pin to RESETB Rising Edge
Setup Time
1
ns
Mx refers to Pin M0 through Pin M6
Mx Pin to RESETB Rising Edge
Hold Time
2
ns
Multiple Mx Pin Timing Skew
39
ns
Applies only to multibit Mx pin functions
RESETB Falling Edge to Mx Pin
High-Z Time
14
ns
TIME FROM START OF DPLL
ACTIVATION TO ACTIVE PHASE
DETECTOR OUTPUT
Untagged Operation
10
tPFD
tPFD is the nominal phase detector period given by R/fREF, where R is the
frequency division factor determined by the R divider, and fREF is the
frequency of the active reference
Tagged Operation
10
Tag
period
Tag period = (tag ratio/fTAG), where fTAG is either fREF (for tagged reference
mode) or fFEEDBACK (for all other tagged modes); the tag ratio corresponds to
the selection of fTAG
DIGITAL PLL (DPLL0, DPLL1) SPECIFICATIONS
Table 10.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
DIGITAL PLL
Digital Phase Detector (DPD)
Input Frequency Range
1
2 × 105
Hz
Loop Filter
Profile 0
Bandwidth
0.0001
1850
Hz
Programmable design parameter; (fPFD/bandwidth) ≥ 20
Phase Margin
70
Degrees
Closed-Loop Peaking
1.1
dB
Profile 1
Bandwidth
0.0001
305
Hz
Programmable design parameter; (fPFD/bandwidth) ≥ 20
Phase Margin
88.5
Degrees
Closed-Loop Peaking
0.1
dB
In accordance with Telcordia GR-253-CORE jitter transfer
specifications
DIGITAL PLL NCO Division Ratio
These specifications cover limitations on the DPLLx frequency
tuning word (FTW0); the AD9544 evaluation software frequency
planning wizard sets these values automatically for the user, and
the AD9544 evaluation software is available for download from
the AD9544 product page; NCO division = 248/FTW0, which takes
the form INT.FRAC, where INT is the integer portion, and FRAC is
the fractional portion
NCO Integer
7
13
This is the integer portion of NCO division ratio
NCO Fraction
0.05
0.95
This is the fractional portion of NCO division ratio



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com