数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ZUSBOPTSC01ZAC 数据表(PDF) 211 Page - Zilog, Inc.

部件名 ZUSBOPTSC01ZAC
功能描述  Z8 Encore-R Motor Control Flash MCUs
PDF  402 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ZILOG [Zilog, Inc.]
网页  http://www.zilog.com
标志 ZILOG - Zilog, Inc.

ZUSBOPTSC01ZAC 数据表(HTML) 211 Page - Zilog, Inc.

Back Button ZUSBOPTSC01ZAC Datasheet HTML 207Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 208Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 209Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 210Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 211Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 212Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 213Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 214Page - Zilog, Inc. ZUSBOPTSC01ZAC Datasheet HTML 215Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 211 / 402 page
background image
PS024604-1005
P R E L I M I N A R Y
I2C State Register
Z8FMC16100 Series Flash MCU
Product Specification
189
ACKV—ACK Valid
This bit is set if sending data (Master or Slave) and the ACK bit in this register is valid for
the byte just transmitted. This bit can be monitored if it is appropriate for software to ver-
ify the ACK value before writing the next byte to be sent. To operate in this mode, the data
register must not be written when TDRE asserts; instead, software waits for ACKV to assert.
This bit clears when transmission of the next byte begins or the transaction is ended by a
STOP or RESTART condition.
ACK—Acknowledge
This bit indicates the status of the Acknowledge for the last byte transmitted or received.
This bit is set for an Acknowledge and cleared for a Not Acknowledge condition.
AS—Address State
This bit is active High while the address is being transferred on the I2C bus.
DS—Data State
This bit is active high while the data is being transferred on the I2C bus.
10B—This bit indicates whether a 10 or 7-bit address is being transmitted when operating
as a Master. After the START bit is set, if the five most-significant bits of the address are
11110B, this bit is set. When set, it is reset once the address has been sent.
RSTR—RESTART
This bit is updated each time a STOP or RESTART interrupt occurs (SPRS bit set in
I2CISTAT register).
0 = Stop condition
1 = Restart condition
SCLOUT—Serial Clock Output
Current value of Serial Clock being output onto the bus. The actual values of the SCL and
SDA signals on the I2C bus can be observed via the GPIO Input register.
BUSY—I2C Bus Busy
0 = No activity on the I2C Bus.
1 = A transaction is underway on the I2C bus.
Table 97. I2C State Register (I2CSTATE) - Description when DIAG = 0
BITS
7
6
5
4
3
2
1
0
FIELD
ACKV
ACK
AS
DS
10B
RSTR
SCLOUT
BUSY
RESET
00
00
0
0
X
X
R/W
R
R
R
RRR
RR
ADDR
F55H



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com