数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DSP56303 数据表(PDF) 240 Page - Freescale Semiconductor, Inc

部件名 DSP56303
功能描述  DSP56303 USER?셎 MANUAL
PDF  292 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 240 Page - Freescale Semiconductor, Inc

Back Button DSP56303 Datasheet HTML 236Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 237Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 238Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 239Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 240Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 241Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 242Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 243Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 244Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 240 / 292 page
background image
DSP56303 User’s Manual, Rev. 2
A-18
Freescale Semiconductor
Bootstrap Program
M_XTLD
EQU
16
; XTAL Disable Bit
M_PSTP
EQU
17
; STOP Processing State Bit
M_PEN
EQU
18
; PLL Enable Bit
M_PCOD
EQU
19
; PLL Clock Output Disable Bit
M_PD
EQU
$F00000
; PreDivider Factor Bits Mask (PD0-PD3)
;---------------------------------------------------------------
A.10 Bus Interface Unit (BIU) Equates
;---------------------------------------------------------------
;
Register Addresses Of BIU
M_BCR
EQU
$FFFFFB
; Bus Control Register
M_DCR
EQU
$FFFFFA
; DRAM Control Register
M_AAR0
EQU
$FFFFF9
; Address Attribute Register 0
M_AAR1
EQU
$FFFFF8
; Address Attribute Register 1
M_AAR2
EQU
$FFFFF7
; Address Attribute Register 2
M_AAR3
EQU
$FFFFF6
; Address Attribute Register 3
M_IDR
EQU
$FFFFF5
;
;ID Register
;
Bus Control Register
M_BA0W
EQU
$1F
; Area 0 Wait Control Mask (BA0W0-BA0W4)
M_BA1W
EQU
$3E0
; Area 1 Wait Control Mask (BA1W0-BA14)
M_BA2W
EQU
$1C00
; Area 2 Wait Control Mask (BA2W0-BA2W2)
M_BA3W
EQU
$E000
; Area 3 Wait Control Mask (BA3W0-BA3W3)
M_BDFW
EQU
$1F0000; Default Area Wait Control Mask (BDFW0-BDFW4)
M_BBS
EQU
21
; Bus State
M_BLH
EQU
22
; Bus Lock Hold
M_BRH
EQU
23
; Bus Request Hold
;
DRAM Control Register
M_BCW
EQU
$3
; In Page Wait States Bits Mask (BCW0-BCW1)
M_BRW
EQU
$C; Out Of Page Wait States Bits Mask (BRW0-BRW1)
M_BPS
EQU
$300
; DRAM Page Size Bits Mask (BPS0-BPS1)
M_BPLE
EQU
11
; Page Logic Enable
M_BME
EQU
12
; Mastership Enable
M_BRE
EQU
13
; Refresh Enable
M_BSTR
EQU
14
; Software Triggered Refresh
M_BRF
EQU
$7F8000
; Refresh Rate Bits Mask (BRF0-BRF7)
M_BRP
EQU
23
; Refresh prescaler
;
Address Attribute Registers
M_BAT
EQU
$3
; External Access Type and Pin Definition Bits
;Mask BAT(1:0)
M_BAAP
EQU
2
; Address Attribute Pin Polarity
M_BPEN
EQU
3
; Program Space Enable



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com