数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DSP56303 数据表(PDF) 122 Page - Freescale Semiconductor, Inc

部件名 DSP56303
功能描述  DSP56303 USER?셎 MANUAL
PDF  292 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 122 Page - Freescale Semiconductor, Inc

Back Button DSP56303 Datasheet HTML 118Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 119Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 120Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 121Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 122Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 123Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 124Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 125Page - Freescale Semiconductor, Inc DSP56303 Datasheet HTML 126Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 122 / 292 page
background image
DSP56303 User’s Manual, Rev. 2
6-22
Freescale Semiconductor
Host Interface (HI08)
6.7.1 Interface Control Register (ICR)
The ICR is an 8-bit read/write control register by which the host processor controls the HI08
interrupts and flags. The DSP core cannot access the ICR. The ICR is a read/write register, which
allows the use of bit manipulation instructions on control register bits. Hardware and software
reset clear the ICR bits.
Table 6-14. Host-Side Register Map
Host Address
Big Endian HLEND = 0
Little Endian HLEND = 1
Register Name
0
ICR
ICR
Interface Control
1
CVR
CVR
Command Vector
2
ISR
ISR
Interface Status
3
IVR
IVR
Interrupt Vector
4
00000000
00000000
Unused
5RXH/TXH
RXL/TXL
Receive/Transmit
Data
6RXM/TXM
RXM/TXM
7
RXL/TXL
RXH/TXH
765
432
10
INIT
HLEND
HF1
HF0
HDRQ TREQ RREQ
—Reserved bit; read as 0; write to 0 for future compatibility.
Figure 6-15. Interface Control Register (ICR)
Table 6-15. Interface Control Register (ICR) Bit Definitions
Bit Number
Bit Name
Reset Value
Description
7INIT0
Initialize
The host processor uses INIT to force initialization of the HI08 hardware.
During initialization, the HI08 transmit and receive control bits are configured.
Use of the INIT bit to initialize the HI08 hardware depends on the software
design of the interface. The type of initialization when the INIT bit is set
depends on the state of TREQ and RREQ The INIT command, which is local
to the HI08, configures the HI08 into the desired data transfer mode. When
the host sets the INIT bit, the HI08 hardware executes the INIT command.
The interface hardware clears the INIT bit after the command executes.
TREQ
RREQ
After INIT Execution
Transfer Direction
0
0
INIT = 0
None
0
1
INIT = 0;
RXDF = 0; HTDE = 1
DSP to host
1
0
INIT = 0;
TXDE = 1; HRDF = 0
Host to DSP
1
1
INIT = 0;
RXDF = 0; HTDE = 1;
TXDE = 1; HRDF = 0
Host to/from DSP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com