| 数据搜索系统,热门电子元器件搜索 |
|
DSP56303 数据表(PDF) 122 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56303 数据表(HTML) 122 Page - Freescale Semiconductor, Inc |
|
122 / 292 page ![]() DSP56303 User’s Manual, Rev. 2 6-22 Freescale Semiconductor Host Interface (HI08) 6.7.1 Interface Control Register (ICR) The ICR is an 8-bit read/write control register by which the host processor controls the HI08 interrupts and flags. The DSP core cannot access the ICR. The ICR is a read/write register, which allows the use of bit manipulation instructions on control register bits. Hardware and software reset clear the ICR bits. Table 6-14. Host-Side Register Map Host Address Big Endian HLEND = 0 Little Endian HLEND = 1 Register Name 0 ICR ICR Interface Control 1 CVR CVR Command Vector 2 ISR ISR Interface Status 3 IVR IVR Interrupt Vector 4 00000000 00000000 Unused 5RXH/TXH RXL/TXL Receive/Transmit Data 6RXM/TXM RXM/TXM 7 RXL/TXL RXH/TXH 765 432 10 INIT HLEND HF1 HF0 HDRQ TREQ RREQ —Reserved bit; read as 0; write to 0 for future compatibility. Figure 6-15. Interface Control Register (ICR) Table 6-15. Interface Control Register (ICR) Bit Definitions Bit Number Bit Name Reset Value Description 7INIT0 Initialize The host processor uses INIT to force initialization of the HI08 hardware. During initialization, the HI08 transmit and receive control bits are configured. Use of the INIT bit to initialize the HI08 hardware depends on the software design of the interface. The type of initialization when the INIT bit is set depends on the state of TREQ and RREQ The INIT command, which is local to the HI08, configures the HI08 into the desired data transfer mode. When the host sets the INIT bit, the HI08 hardware executes the INIT command. The interface hardware clears the INIT bit after the command executes. TREQ RREQ After INIT Execution Transfer Direction 0 0 INIT = 0 None 0 1 INIT = 0; RXDF = 0; HTDE = 1 DSP to host 1 0 INIT = 0; TXDE = 1; HRDF = 0 Host to DSP 1 1 INIT = 0; RXDF = 0; HTDE = 1; TXDE = 1; HRDF = 0 Host to/from DSP |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |