DSP56303 datasheet(173/292 Pages) FREESCALE

173 / 292 page

SCI After Reset

DSP56303 User’s Manual, Rev. 2

Freescale Semiconductor

8-5

causing the SCI Status Register (SSR) to be reset. No other SCI registers are affected by

the STOP instruction.

Table 8-1 illustrates how each type of reset affects each register in the SCI.

Table 8-1. SCI Registers After Reset

Bit Mnemonic

Bit Number

Reset Type

HW Reset

SW Reset

IR Reset

ST Reset

SCR

REIE

—

SCKP

—

STIR

—

TMIE

—

TIE

—

RIE

—

ILIE

—

WOMS

—

RWU

—

WAKE

—

SBK

—

SSFTD

—

WDS[2–0]

2–0

—

SSR

IDLE

RDRF

TDRE

TRNE

TCM

—

RCM

—

SCCR

SCP

—

COD

—

CD[11–0]

11–0

—

SRX

SRX[23–0]

23–16, 15–8, 7–0

—

STX

STX[23–0]

23–0

—

SRSH

SRS[8–0]

8–0

—

STSH

STS[8–0]

8–0

—

–

SRSH

SCI receive shift register, STSH—SCI transmit shift register

Hardware reset is caused by asserting the external RESET signal.

Software reset is caused by executing the RESET instruction.

Individual reset is caused by clearing PCRE (bits 0–2) (configured for GPIO).

Stop reset is caused by executing the STOP instruction.

The bit is set during this reset.

The bit is cleared during this reset.

—

The bit is not changed during this reset.

DSP56303 数据表(PDF) 173 Page - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 173 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载