数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TMS320F2811 数据表(PDF) 111 Page - Texas Instruments

Click here to check the latest version.
部件名 TMS320F2811
功能描述  Digital Signal Processors
PDF  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TMS320F2811 数据表(HTML) 111 Page - Texas Instruments

Back Button TMS320F2811 Datasheet HTML 107Page - Texas Instruments TMS320F2811 Datasheet HTML 108Page - Texas Instruments TMS320F2811 Datasheet HTML 109Page - Texas Instruments TMS320F2811 Datasheet HTML 110Page - Texas Instruments TMS320F2811 Datasheet HTML 111Page - Texas Instruments TMS320F2811 Datasheet HTML 112Page - Texas Instruments TMS320F2811 Datasheet HTML 113Page - Texas Instruments TMS320F2811 Datasheet HTML 114Page - Texas Instruments TMS320F2811 Datasheet HTML 115Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 111 / 173 page
background image
Electrical Specifications
111
April 2001 − Revised July 2007
SPRS174O
Table 6−14. HALT Mode Timing Requirements
MIN
NOM
MAX
UNIT
tw(WAKE-XNMI)
Pulse duration, XNMI wakeup signal
2tc(CI)
Cycles
tw(WAKE-XRS)
Pulse duration, XRS wakeup signal
8tc(CI)
Cycles
Table 6−15. HALT Mode Switching Characteristics
PARAMETER
MIN
TYP
MAX
UNIT
td(IDLE-XCOH)
Delay time, IDLE instruction executed to XCLKOUT high
32tc(SCO)
45tc(SCO)
Cycles
tp
PLL lock-up time
131 072tc(CI) Cycles
Delay time, PLL lock to program execution resume
td(wake)
− Wake-up from flash
− Flash module in sleep state
1125tc(SCO) Cycles
− Wake-up from SARAM
35tc(SCO) Cycles
† XCLKOUT = SYSCLKOUT
NOTES: A. IDLE instruction is executed to put the device into HALT mode.
B. The PLL block responds to the HALT signal. SYSCLKOUT is held for another 32 cycles before the oscillator is turned off and the
CLKIN to the core is stopped. This 32-cycle delay enables the CPU pipe and any other pending operations to flush properly.
C. Clocks to the peripherals are turned off and the internal oscillator and PLL are shut down. The device is now in HALT mode and
consumes absolute minimum power.
D. When XNMI is driven active, the oscillator is turned on; but the PLL is not activated. The pulse duration of 2tc(CI) is applicable when
an external oscillator is used. If the internal oscillator is used, the oscillator wake-up time should be added to this parameter.
E. When XNMI is deactivated, it initiates the PLL lock sequence, which takes 131,072 X1/XCLKIN cycles.
F. When CLKIN to the core is enabled, the device will respond to the interrupt (if enabled), after a latency. The HALT mode is now
exited.
G. Normal operation resumes.
td(IDLE−XCOH)
32 SYSCLKOUT Cycles
X1/XCLKIN
XCLKOUT†
HALT
HALT
Wake-up Latency
Flushing Pipeline
td(wake)
A
B
C
D
Device
Status
E
G
F
PLL Lock-up Time
XNMI
Normal
Execution
tw(WAKE-XNMI)
tp
Oscillator Start-up Time
Figure 6−17. HALT Wakeup Using XNMI



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com