数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TMS320F2811 数据表(PDF) 144 Page - Texas Instruments

Click here to check the latest version.
部件名 TMS320F2811
功能描述  Digital Signal Processors
PDF  173 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TMS320F2811 数据表(HTML) 144 Page - Texas Instruments

Back Button TMS320F2811 Datasheet HTML 140Page - Texas Instruments TMS320F2811 Datasheet HTML 141Page - Texas Instruments TMS320F2811 Datasheet HTML 142Page - Texas Instruments TMS320F2811 Datasheet HTML 143Page - Texas Instruments TMS320F2811 Datasheet HTML 144Page - Texas Instruments TMS320F2811 Datasheet HTML 145Page - Texas Instruments TMS320F2811 Datasheet HTML 146Page - Texas Instruments TMS320F2811 Datasheet HTML 147Page - Texas Instruments TMS320F2811 Datasheet HTML 148Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 144 / 173 page
background image
Electrical Specifications
143
April 2001 − Revised July 2007
SPRS174O
ac
Rs
ADCIN0
Cp
10 pF
Ron
1 k
Ω
1.25 pF
Ch
Switch
Typical Values of the Input Circuit Components:
Switch Resistance (Ron):
1 k
Ω
Sampling Capacitor (Ch):
1.25 pF
Parasitic Capacitance (Cp): 10 pF
Source Resistance (Rs):
50
Ω
28x DSP
Source
Signal
Figure 6−39. ADC Analog Input Impedance Model
6.31.4
ADC Power-Up Control Bit Timing
ADC Power Up Delay
ADC Ready for Conversions
PWDNBG
PWDNREF
PWDNADC
Request for
ADC
Conversion
td(BGR)
td(PWD)
Figure 6−40. ADC Power-Up Control Bit Timing
Table 6−44. ADC Power-Up Delays†
MIN
TYP
MAX
UNIT
td(BGR)
Delay time for band gap reference to be stable. Bits 7 and 6 of the ADCTRL3 register
(ADCBGRFDN1/0) are to be set to 1 before the ADCPWDN bit is enabled.
7
8
10
ms
td(PWD)
Delay time for power-down control to be stable. Bit 5 of the ADCTRL3 register
20
50
µs
td(PWD)
Delay time for power-down control to be stable. Bit 5 of the ADCTRL3 register
(ADCPWDN) is to be set to 1 before any ADC conversions are initiated.
1
ms
† These delays are necessary and recommended to make the ADC analog reference circuit stable before conversions are initiated. If conversions
are started without these delays, the ADC results will show a higher gain. For power down, all three bits can be cleared at the same time.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com