| 数据搜索系统,热门电子元器件搜索 |
|
TMS320F2811 数据表(PDF) 140 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320F2811 数据表(HTML) 140 Page - Texas Instruments |
|
140 / 173 page ![]() Electrical Specifications 139 April 2001 − Revised July 2007 SPRS174O Table 6−41. XHOLD/XHOLDA Timing Requirements (XCLKOUT = 1/2 XTIMCLK)†‡§ MIN MAX UNIT td(HL-HiZ) Delay time, XHOLD low to Hi-Z on all Address, Data, and Control 4tc(XTIM)+tc(XCO) ns td(HL-HAL) Delay time, XHOLD low to XHOLDA low 4tc(XTIM+2tc(XCO) ns td(HH-HAH) Delay time, XHOLD high to XHOLDA high 4tc(XTIM) ns td(HH-BV) Delay time, XHOLD high to Bus valid 6tc(XTIM) ns † When a low signal is detected on XHOLD, all pending XINTF accesses will be completed before the bus is placed in a high-impedance state. ‡ The state of XHOLD is latched on the rising edge of XTIMCLK. § After the XHOLD is detected low or high, all bus transitions and XHOLDA transitions will occur with respect to the rising edge of XCLKOUT. Thus, for this mode where XCLKOUT = 1/2 XTIMCLK, the transitions can occur up to 1 XTIMCLK cycle earlier than the maximum value specified. XCLKOUT (1/2 XTIMCLK) XHOLD XR/W, XZCS0AND1, XZCS2, XZCS6AND7 XD[15:0] Valid XHOLDA td(HL-HiZ) td(HH-HAH) High-Impedance XA[18:0] Valid Valid High-Impedance td(HH-BV) td(HL-HAL) High-Impedance See Note A See Note B NOTES: A All pending XINTF accesses are completed. B Normal XINTF operation resumes. Figure 6−38. XHOLD/XHOLDA Timing Requirements (XCLKOUT = 1/2 XTIMCLK) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |