ST10F280 datasheet(151/186 Pages) STMICROELECTRONICS

151 / 186 page

ST10F280

151/186

BUSCON4 (FF1Ah / 8Dh)

SFR

Reset Value: 0000h

Notes: 1. BTYP (bit 6 and 7) are set according to the configuration of the bit l1 and l2 of PORT0 latched at the end of the reset sequence.

2. BUSCON0 is initialized with 0000h, if EA pin is high during reset. If EA pin is low during reset, bit BUSACT0 and ALECTRL0 are

set (’1’) and bit field BTYP is loaded with the bus configuration selected via PORT0.

3210

CSWEN4

CSREN4 RDYPOL4 RDYEN4

BUSACT4

ALECTL4

BTYP

MTTC4 RWDC4

MCTC

Memory Cycle Time Control (Number of memory cycle time wait states)

0 0 0 0: 15 wait states (Nber = 15 [MCTC])

. . .

1 1 1 1: No wait states

RWDCx

Read/Write Delay Control for BUSCONx

‘0’: With read/write delay: activate command 1 TCL after falling edge of ALE

‘1’: No read/write delay: activate command with falling edge of ALE

MTTCx

Memory Tristate Time Control

‘0’: 1 wait state

‘1’: No wait state

BTYP

External Bus Configuration

0 0: 8-bit Demultiplexed Bus

0 1: 8-bit Multiplexed Bus

1 0: 16-bit Demultiplexed Bus

1 1: 16-bit Multiplexed Bus

Note: For BUSCON0, BTYP bit-field is defined via PORT0 during reset.

ALECTLx

ALE Lengthening Control

‘0’: Normal ALE signal

‘1’: Lengthened ALE signal

BUSACTx

Bus Active Control

‘0’: External bus disabled

‘1’: External bus enabled (within the respective address window, see ADDRSEL)

RDYENx

READY Input Enable

‘0’: External bus cycle is controlled by bit field MCTC only

‘1’: External bus cycle is controlled by the READY input signal

RDYPOLx

Ready Active Level Control

‘0’: Active level on the READY pin is low, bus cycle terminates with a ‘0’ on READY pin,

‘1’: Active level on the READY pin is high, bus cycle terminates with a ‘1’ on READY pin.

CSRENx

Read Chip Select Enable

‘0’: The CS signal is independent of the read command (RD)

‘1’: The CS signal is generated for the duration of the read command

CSWENx

Write Chip Select Enable

‘0’: The CS signal is independent of the write command (WR,WRL,WRH)

‘1’: The CS signal is generated for the duration of the write command

ST10F280 数据表(PDF) 151 Page - STMicroelectronics

ST10F280 数据表(HTML) 151 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载