数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M32C/8B 数据表(PDF) 119 Page - Renesas Technology Corp

部件名 M32C/8B
功能描述  RENESAS MCU M16C FAMILY / M32C/80 SERIES
PDF  406 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

M32C/8B 数据表(HTML) 119 Page - Renesas Technology Corp

Back Button M32C/8B Datasheet HTML 115Page - Renesas Technology Corp M32C/8B Datasheet HTML 116Page - Renesas Technology Corp M32C/8B Datasheet HTML 117Page - Renesas Technology Corp M32C/8B Datasheet HTML 118Page - Renesas Technology Corp M32C/8B Datasheet HTML 119Page - Renesas Technology Corp M32C/8B Datasheet HTML 120Page - Renesas Technology Corp M32C/8B Datasheet HTML 121Page - Renesas Technology Corp M32C/8B Datasheet HTML 122Page - Renesas Technology Corp M32C/8B Datasheet HTML 123Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 406 page
background image
Under development
M32C/8B Group
11. Interrupts
Preliminary specification
Specifications in this manual are tentative and subject to change.
REJ09B0450-0050 Rev.0.50 Oct 31, 2008
Page 102 of 385
11.6
Interrupt Request Acknowledgement
Software interrupts occur when their corresponding instructions are executed. The INTO instruction, however,
requires the O flag in the FLG register to be 1. Special interrupts occur when their corresponding interrupt requests
are generated.
For the peripheral function interrupts to be acknowledged, the following conditions must be met:
I flag = 1
IR bit = 1
Bits ILVL2 to ILVL0 > IPL
The I flag, IPL, IR bit, and bits ILVL2 to ILVL0 are independent of each other. The I flag and IPL are in the FLG
register. The IR bit and bits ILVL2 to ILVL0 are in the Interrupt Control Register.
11.6.1
I Flag and IPL
The I flag enables and disables maskable interrupts. When the I flag is set to 1 (enable), all maskable interrupts
are enabled; when the I flag is set to 0 (disable), they are disabled. The I flag automatically becomes 0 after
reset.
IPL is 3 bits wide and indicates the Interrupt Priority Level (IPL) from level 0 to level 7. If a requested interrupt
has higher priority level than IPL, the interrupt is acknowledged.
Table 11.4 lists interrupt priority levels associated with IPL.
Table 11.4
Interrupt Priority Levels
11.6.2
Interrupt Control Registers and RLVL Register
The Interrupt Control Registers are used to control the peripheral function interrupts. Figures 11.4 and 11.5
show the Interrupt Control Registers. Figure 11.6 shows the RLVL register.
IPL2 to IPL0
Required Interrupt Priority Levels to Be Acknowledged
for Maskable Interrupts
0
Level 1 and above
1
Level 2 and above
2
Level 3 and above
3
Level 4 and above
4
Level 5 and above
5
Level 6 and above
6
Level 7 and above
7
All maskable interrupts are disabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com