H8SSLASH2214 datasheet(330/936 Pages) RENESAS

330 / 936 page

Section 8 Data Transfer Controller (DTC)

Rev.4.00 Sep. 18, 2008 Page 270 of 872

REJ09B0189-0400

8.3.6

Repeat Mode

In repeat mode, one operation transfers one byte or one word of data.

From 1 to 256 transfers can be specified. Once the specified number of transfers have ended, the

initial state of the transfer counter and the address register specified as the repeat area is restored,

and transfer is repeated. In repeat mode the transfer counter value does not reach H'00, and

therefore CPU interrupts cannot be requested when DISEL = 0.

Table 8.6 lists the register information in repeat mode and figure 8.7 shows memory mapping in

repeat mode.

Table 8.6

Name

Abbreviation

Function

DTC source address register

SAR

Designates source address

DTC destination address register

DAR

Designates destination address

DTC transfer count register AH

CRAH

Holds number of transfers

DTC transfer count register AL

CRAL

Designates transfer count

DTC transfer count register B

CRB

Not used

Transfer

SAR or

DAR

DAR or

SAR

Repeat area

Figure 8.7 Memory Mapping in Repeat Mode

H8S/2214 数据表(PDF) 330 Page - Renesas Technology Corp

H8S/2214 数据表(HTML) 330 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载