数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8S/2214 数据表(PDF) 133 Page - Renesas Technology Corp

部件名 H8S/2214
功能描述  16-Bit Single-Chip Microcomputer H8S Family/H8S/2200 Series
PDF  936 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8S/2214 数据表(HTML) 133 Page - Renesas Technology Corp

Back Button H8S/2214 Datasheet HTML 129Page - Renesas Technology Corp H8S/2214 Datasheet HTML 130Page - Renesas Technology Corp H8S/2214 Datasheet HTML 131Page - Renesas Technology Corp H8S/2214 Datasheet HTML 132Page - Renesas Technology Corp H8S/2214 Datasheet HTML 133Page - Renesas Technology Corp H8S/2214 Datasheet HTML 134Page - Renesas Technology Corp H8S/2214 Datasheet HTML 135Page - Renesas Technology Corp H8S/2214 Datasheet HTML 136Page - Renesas Technology Corp H8S/2214 Datasheet HTML 137Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 133 / 936 page
background image
Section 3 MCU Operating Modes
Rev.4.00 Sep. 18, 2008 Page 73 of 872
REJ09B0189-0400
levels are latched into these bits when MDCR is read. These latches are canceled by a power-on
reset, but are retained after a manual reset.
3.2.2
System Control Register (SYSCR)
7
—
0
R/W
6
—
0
—
5
INTM1
0
R/W
4
INTM0
0
R/W
3
NMIEG
0
R/W
0
RAME
1
R/W
2
MRESE
0
R/W
1
—
0
—
Bit
Initial value
R/W
:
:
:
SYSCR is an 8-bit readable/writable register that selects the interrupt control mode, the detected
edge for NMI, and enables or disables
MRES pin input and on-chip RAM.
SYSCR is initialized to H'01 by a power-on reset and in hardware standby mode. In a manual
reset, the INTM1, INTM0, NMIEG, and RAME bits are initialized, but the MRESE bit is not.
SYSCR is not initialized in software standby mode.
Bit 7—Reserved: Only 0 should be written to this bit.
Bit 6—Reserved: Read-only bit, always read as 0.
Bits 5 and 4—Interrupt Control Mode 1 and 0 (INTM1, INTM0): These bits select the control
mode of the interrupt controller. For details of the interrupt control modes, see section 5.4.1,
Interrupt Control Modes and Interrupt Operation.
Bit 5
Bit 4
Interrupt
INTM1
INTM0
Control Mode
Description
0
0
0
Control of interrupts by I bit
(Initial value)
1
—
Setting prohibited
1
0
2
Control of interrupts by I2 to I0 bits and IPR
1
—
Setting prohibited
Bit 3—NMI Edge Select (NMIEG): Selects the valid edge of the NMI interrupt input.
Bit 3
NMIEG
Description
0
An interrupt is requested at the falling edge of NMI input
(Initial value)
1
An interrupt is requested at the rising edge of NMI input



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com