| 数据搜索系统,热门电子元器件搜索 |
|
H8S/2214 数据表(PDF) 134 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2214 数据表(HTML) 134 Page - Renesas Technology Corp |
|
134 / 936 page ![]() Section 3 MCU Operating Modes Rev.4.00 Sep. 18, 2008 Page 74 of 872 REJ09B0189-0400 Bit 2—Manual Reset Select (MRESE): Enables or disables the MRES pin. Table 3.3 shows the relationship between the RES and MRES pin values and type of reset. For details of resets, see section 4.2, Resets. Bit 2 MRESE Description 0 Manual reset is disabled P74/ MRES pin can be used as P74 I/O pin (Initial value) 1 Manual reset is enabled P74/ MRES pin can be used as MRES input pin Table 3.3 Relationship between RES and MRES pin Values and Type of Reset Pins RES MRES Type of Reset 0 * Power-on reset 1 0 Manual reset 1 1 Operating state *: Don’t care Bit 1—Reserved: Read-only bit, always read as 0. Bit 0—RAM Enable (RAME): Enables or disables the on-chip RAM. The RAME bit is initialized when the reset status is released. It is not initialized in software standby mode. Bit 0 RAME Description 0 On-chip RAM is disabled 1 On-chip RAM is enabled (Initial value) Note: When the DTC is used, the RAME bit should not be cleared to 0. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |