H8SSLASH2214 datasheet(154/936 Pages) RENESAS

154 / 936 page

Section 5 Interrupt Controller

Rev.4.00 Sep. 18, 2008 Page 94 of 872

REJ09B0189-0400

5.2

5.2.1

System Control Register (SYSCR)

—

R/W

—

INTM1

R/W

INTM0

R/W

NMIEG

R/W

RAME

R/W

MRESE

R/W

—

Bit

Initial value

R/W

SYSCR is an 8-bit readable/writable register that selects the interrupt control mode, and the

detected edge for NMI.

Only bits 5 to 3 are described here; for details of the other bits, see section 3.2.2, System Control

SYSCR is initialized to H'01 by a power-on reset and in hardware standby mode. In a manual

reset, the INTM1, INTM0, NMIEG, and RAME bits are initialized, but the MRESE bit is not.

SYSCR is not initialized in software standby mode.

Bits 5 and 4—Interrupt Control Mode 1 and 0 (INTM1, INTM0): These bits select one of two

interrupt control modes for the interrupt controller.

Bit 5

Bit 4

Interrupt

INTM1

INTM0

Control Mode

Description

Interrupts are controlled by I bit

(Initial value)

—

Setting prohibited

Interrupts are controlled by bits I2 to I0, and IPR

—

Setting prohibited

Bit 3—NMI Edge Select (NMIEG): Selects the input edge for the NMI pin.

Bit 3

NMIEG

Description

Interrupt request generated at falling edge of NMI input

(Initial value)

Interrupt request generated at rising edge of NMI input

H8S/2214 数据表(PDF) 154 Page - Renesas Technology Corp

H8S/2214 数据表(HTML) 154 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载