H8SSLASH2214 datasheet(155/936 Pages) RENESAS

155 / 936 page

Section 5 Interrupt Controller

Rev.4.00 Sep. 18, 2008 Page 95 of 872

REJ09B0189-0400

5.2.2

Interrupt Priority Registers A to D, F, G, J, K, M (IPRA to IPRD, IPRF, IPRG,

IPRJ, IPRK, IPRM)

—

IPR6

R/W

IPR5

R/W

IPR4

R/W

—

IPR0

R/W

IPR2

R/W

IPR1

R/W

Bit

Initial value

R/W

The IPR registers are nine 8-bit readable/writable registers that set priorities (levels 7 to 0) for

interrupts other than NMI.

The correspondence between IPR settings and interrupt sources is shown in table 5.3.

The IPR registers set a priority (level 7 to 0) for each interrupt source other than NMI.

The IPR registers are initialized to H'77 by a reset and in hardware standby mode.

They are not initialized in software standby mode.

Bits 7 and 3—Reserved: Read-only bits, always read as 0.

Table 5.3

Correspondence between Interrupt Sources and IPR Settings

Bits

6 to 4

2 to 0

IPRA

IRQ0

IRQ1

IPRB

IRQ2

IRQ3

IRQ4

IRQ5

IPRC

IRQ6

IRQ7

DTC

IPRD

Watchdog timer 0

—*

IPRF

TPU channel 0

TPU channel 1

IPRG

TPU channel 2

—

IPRJ

DMAC

SCI channel 0

IPRK

SCI channel 1

SCI channel 2

IPRM

EXIRQ3 to EXIRQ0

EXIRQ7 to EXIRQ4

Note: * Reserved bits. These bits cannot be modified and are always read as 1.

H8S/2214 数据表(PDF) 155 Page - Renesas Technology Corp

H8S/2214 数据表(HTML) 155 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载