H8SSLASH2214 datasheet(191/936 Pages) RENESAS

191 / 936 page

Section 6 Bus Controller

Rev.4.00 Sep. 18, 2008 Page 131 of 872

REJ09B0189-0400

6.2.5

Bus Control Register L (BCRL)

BRLE

R/W

—

R/W

—

R/W

—

R/W

WAITE

R/W

—

R/W

—

R/W

Bit

Initial value

R/W

BCRL is an 8-bit readable/writable register that performs selection of the external bus-released

state protocol, and enabling or disabling of

WAIT pin input.

BCRL is initialized to H'08 by a power-on reset and in hardware standby mode. It is not initialized

by a manual reset or in software standby mode.

Bit 7—Bus Release Enable (BRLE): Enables or disables external bus release.

Bit 7

BRLE

Description

External bus release is disabled.

BREQ and BACK can be used as I/O ports.

(Initial value)

External bus release is enabled.

Bit 6—Reserved: Only 0 should be written to this bit.

Bit 5—Reserved: This bit cannot be modified and is always read as 0.

Bit 4—Reserved: Only 0 should be written to this bit.

Bit 3—Reserved: Only 1 should be written to this bit.

Bits 2 and 1—Reserved: Only 0 should be written to these bits.

Bit 0—WAIT Pin Enable (WAITE): Selects enabling or disabling of wait input by the

WAIT

pin.

Bit 0

WAITE

Description

Wait input by

WAIT pin disabled. WAIT pin can be used as I/O port.

(Initial value)

Wait input by

WAIT pin enabled

H8S/2214 数据表(PDF) 191 Page - Renesas Technology Corp

H8S/2214 数据表(HTML) 191 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载