H8SSLASH2214 datasheet(264/936 Pages) RENESAS

264 / 936 page

Section 7 DMA Controller

Rev.4.00 Sep. 18, 2008 Page 204 of 872

REJ09B0189-0400

7.4

7.4.1

DMA Write Enable Register (DMAWER)

The DMAC can activate the DTC with a transfer end interrupt, rewrite the channel on which the

transfer ended using a DTC chain transfer, and reactivate the DTC. DMAWER applies restrictions

so that only specific bits of DMACR for the specific channel and also DMATCR and DMABCR

can be changed to prevent inadvertent changes being made to registers other than those for the

channel concerned. The restrictions applied by DMAWER are valid for the DTC.

Figure 7.2 shows the transfer areas for activating the DTC with a channel 0A transfer end

interrupt, and reactivating channel 0A. The address register and count register area is re-set by the

first DTC transfer, then the control register area is re-set by the second DTC chain transfer.

When re-setting the control register area, perform masking by setting bits in DMAWER to prevent

modification of the contents of the other channels.

DTC

MAR0A

IOAR0A

ETCR0A

MAR0B

IOAR0B

ETCR0B

MAR1A

IOAR1A

ETCR1A

MAR1B

IOAR1B

ETCR1B

DMATCR

DMACR0B

DMACR1B

DMAWER

DMACR0A

DMACR1A

DMABCR

Second transfer area

using chain transfer

First transfer area

Figure 7.2 Areas for Register Re-Setting by DTC (Example: Channel 0A)

H8S/2214 数据表(PDF) 264 Page - Renesas Technology Corp

H8S/2214 数据表(HTML) 264 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载