H8SSLASH2214 datasheet(285/936 Pages) RENESAS

285 / 936 page

Section 7 DMA Controller

Rev.4.00 Sep. 18, 2008 Page 225 of 872

REJ09B0189-0400

Incrementing, decrementing, or holding a fixed value can be set separately for MARA and

MARB.

Whether a block is to be designated for MARA or for MARB is specified by the BLKDIR bit in

DMACRA.

To specify the number of transfers, if M is the size of one block (where M = 1 to 256) and N

transfers are to be performed (where N = 1 to 65,536), M is set in both ETCRAH and ETCRAL,

and N in ETCRB.

Figure 7.11 illustrates operation in block transfer mode when MARB is designated as a block area.

Address TA

Address BA

Transfer

Address TB

Address BB

1st block

2nd block

Nth block

Block area

Consecutive transfer

of M bytes or words

is performed in

response to one

request

Legend:

Address

Where :

= LA

= LB

= LA + SAIDE · (–1)SAID · (2DTSZ · (M · N – 1))

= LB + DAIDE · (–1)DAID · (2DTSZ · (N – 1))

= Value set in MARA

= Value set in MARB

= Value set in ETCRB

= Value set in ETCRAH and ETCRAL

Figure 7.11 Operation in Block Transfer Mode (BLKDIR = 0)

H8S/2214 数据表(PDF) 285 Page - Renesas Technology Corp

H8S/2214 数据表(HTML) 285 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载