| 数据搜索系统,热门电子元器件搜索 |
|
GXM 数据表(PDF) 110 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
GXM 数据表(HTML) 110 Page - National Semiconductor (TI) |
|
110 / 244 page ![]() www.national.com 110 Revision 3.1 Integrated Functions (Continued) 9 SDCLK3MSK Mask SDCLK3: 0 = Not masked; 1 = Mask. 8 SDCLK2MSK Mask SDCLK2: 0 = Not masked; 1 = Mask 7 SDCLK1MSK Mask SDCLK1: 0 = Not masked; 1 = Mask. 6 SDCLK0MSK Mask SDCLK0: 0 = Not masked; 1 = Mask 5:3 SHFTSDCLK Shift SDCLK: This function allows shifting SDCLK to meet SDRAM setup and hold time requirements. The shift function will not take effect until the SDCLKSTRT bit (bit 17 of MC_MEM_CNTRL1) transi- tions from 0 to 1: 000 = No shift 100 = Shift 2 core clocks 001 = Shift 0.5 core clock 101 = Shift 2.5 core clocks 010 = Shift 1 core clock 110 = Shift 3 core clocks 011 = Shift 1.5 core clock 111 = Reserved Note: Refer to Figure 4-10 for an example of SDCLK shifting. 2RSVD Reserved: Set to 0. 1RD Read Data Phase: Selects if read data is latched one or two core clock after the rising edge of SDCLK: 0= 1coreclock; 1 = 2 core clocks. 0 FSTRDMSK Fast Read Mask: Do not allow core reads to bypass the request FIFO: 0 = Disable; 1 = Enable. GX_BASE+8408h-840Bh MC_BANK_CFG (R/W) Default Value = 41104110h 31 RSVD Reserved: Set to 0. 30 DIMM1_ MOD_BNK DIMM1 Module Banks: Selects the number of module banks per DIMM for DIMM1: 0 = 1 Module bank 1 = 2 Module banks 29 RSVD Reserved: Set to 0. 28 DIMM1_ COMP_BNK DIMM1 Component Banks: Selects the number of component banks per module bank for DIMM1: 0 = 2 Component banks 1 = 4 Component banks 27 RSVD Reserved: Set to 0. 26:24 DIMM1_SZ DIMM1 Size: Selects the size of DIMM1: 000 = 4 MB 010 = 16 MB 100 = 64 MB 110 = 256 MB 001 = 8 MB 011 = 32 MB 101 = 128 MB 111 = 512 MB 23 RSVD Reserved: Set to 0. 22:20 DIMM1_PG_SZ DIMM1 Page Size: Selects the page size of DIMM1: 000 = 1 KB 010 = 4 KB 1xx = 16 KB 001 = 2 KB 011 = 8 KB 111 = DIMM1 not installed When DIMM1 is not installed, program all other DIMM1 fields to 0. 19:15 RSVD Reserved: Set to 0. 14 DIMM0_ MOD_BNK DIMM0 Module Banks: Selects number of module banks per DIMM for DIMM0: 0 = 1 Module bank 1 = 2 Module banks 13 RSVD Reserved: Set to 0. 12 DIMM0_ COMP_BNK DIMM0 Component Banks: Selects the number of component banks per module bank for DIMM0: 0 = 2 Component banks 1 = 4 Component banks 11 RSVD Reserved: Set to 0. 10:8 DIMM0_SZ DIMM0 Size: Selects the size of DIMM1: 000 = 4 MB 010 = 16 MB 100 = 64 MB 110 = 256 MB 001 = 8 MB 011 = 32 MB 101 = 128 MB 111 = 512 MB 7RSVD Reserved: Set to 0. 6:4 DIMM0_PG_SZ DIMM0 Page Size: Selects the page size of DIMM0: 000 = 1 KB 010 = 4 KB 1xx = 16 KB 001 = 2 KB 011 = 8 KB 111 = DIMM0 not installed When DIMM0 is not installed, program all other DIMM0 fields to 0. 3:0 RSVD Reserved: Set to 0. Table 4-16. Memory Controller Registers (Continued) Bit Name Description |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |