 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
TNETV6446AINZWT 数据表(PDF) 115 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV6446AINZWT 数据表(HTML) 115 Page - Texas Instruments |
|
|
115 / 227 page  TMS320DM6446 www.ti.com SPRS283H – DECEMBER 2005 – REVISED SEPTEMBER 2010 6.7.3 ARM/DSP Communications Interrupts The INTGEN register is used for generating interrupts between the ARM and DSP. The INTGEN register format is shown in Figure 6-18. Table 6-24 describes the register bit fields. The ARM may generate an interrupt to the DSP by setting one of the four INTDSP[3:0] bits or the INTNMI bit. The interrupt bit automatically self clears and the corresponding DSP[3:0]STAT or NMISTAT bit is automatically set to indicate that the interrupt was generated. After servicing the interrupt, the DSP clears the status bit by writing ‘0’. The ARM may poll the status bit to determine when the DSP has completed servicing the interrupt. The DSP may generate an interrupt to the ARM in the same manner using the INTARM[1:0] bits and monitor ARM interrupt servicing via the ARM[1:0]STAT bits. Figure 6-18. INTGEN Register 31 30 29 28 27 24 23 22 21 20 19 17 16 ARM1 ARM0 DSP3 DSP2 DSP1 DSP0 NMI Reserved Reserved Reserved STAT STAT STAT STAT STAT STAT STAT R-00 R/W-0 R/W-0 R-0000 R/W-0 R/W-0 R/W-0 R/W-0 R-000 R/W-0 15 14 13 12 11 8 7 6 5 4 3 1 0 INT INT INT INT INT INT INT Reserved Reserved Reserved ARM1 ARM0 DSP3 DSP2 DSP1 DSP0 NMI R-00 R/W-0 R/W-0 R-0000 R/W-0 R/W-0 R/W-0 R/W-0 R-000 R/W-0 LEGEND: R = Read, W = Write, n = value at reset Table 6-24. INTGEN Register Bit Fields Descriptions Name Description ARM1STAT DSP to ARM Int1 Status/Clear(1) ARM0STAT DSP to ARM Int0 Status/Clear(1) DSP3STAT ARM to DSP Int3 Status/Clear(1) DSP2STAT ARM to DSP Int2 Status/Clear(1) DSP1STAT ARM to DSP Int1 Status/Clear(1) DSP0STAT ARM to DSP Int0 Status/Clear(1) NMISTAT DSP NMI Status/Clear(1) INTARM1 DSP to ARM Int1 Set(2) INTARM0 DSP to ARM Int0 Set(2) INTDSP3 ARM to DSP Int3 Set(2) INTDSP2 ARM to DSP Int2 Set(2) INTDSP1 ARM to DSP Int1 Set(2) INTDSP0 ARM to DSP Int0 Set(2) INTNMI DSP NMI Set(2) (1) Write '0' to clear. Writing '1' has no effect. (2) Write '1' to generate the interrupt. The register bit automatically clears to a value of '0'. Writing a '0' has no effect. Copyright © 2005–2010, Texas Instruments Incorporated Peripheral and Electrical Specifications 115 Submit Documentation Feedback Product Folder Link(s): TMS320DM6446 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
