ST7LITE49K2 datasheet(230/245 Pages) STMICROELECTRONICS

230 / 245 page

Device configuration and ordering information

ST7LITE49K2

230/245

Device configuration and ordering information

This device is available for production in user programmable version (Flash).

ST7LITE49K2 XFlash devices are shipped to customers with a default program memory

content (FFh).

14.1

Option bytes

The two option bytes allow the hardware configuration of the microcontroller to be selected.

The option bytes can be accessed only in programming mode (for example using a standard

ST7 programming tool).

14.1.1

Option byte 1

Bits 7:6 = CKSEL[1:0] Start-up clock selection.

These bits are used to select the startup frequency. By default, the internal RC is

selected.

Bit 5 = Reserved, must always be 1.

Bit 4 = PLL32OFF 32 MHz PLL disabled.

0: PLL32 enabled

1: PLL32 disabled (by-passed). By default the PLL32 is disabled.

Bits 3:2 = LVD[1:0] Low voltage detection selection.

These option bits enable the low voltage detection block (LVD) with a selected

threshold as shown in Table 107.

Table 106.

Startup clock selection

Configuration

CKSEL1

CKSEL0

Internal RC as startup clock

AWU RC as a startup clock

External crystal/ceramic resonator

External clock

Table 107.

LVD threshold configuration

Configuration

VD1

VD0

LVD Off (default value)

Highest voltage threshold

Medium voltage threshold

Lowest voltage threshold

ST7LITE49K2 数据表(PDF) 230 Page - STMicroelectronics

ST7LITE49K2 数据表(HTML) 230 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载