| 数据搜索系统,热门电子元器件搜索 |
|
Z8F021ASH020SC 数据表(PDF) 219 Page - Zilog, Inc. |
|
|
|||||||||||||||||||||||||||||
Z8F021ASH020SC 数据表(HTML) 219 Page - Zilog, Inc. |
|
219 / 276 page ![]() PS022815-0206 eZ8 CPU Instruction Set Z8 Encore! XP® 4K Series Product Specification 200 AND dst, src dst ← dst AND src r r 52 – * * 0 – – 2 3 rIr 53 2 4 RR 54 3 3 RIR 55 3 4 RIM 56 3 3 IR IM 57 3 4 ANDX dst, src dst ← dst AND src ER ER 58 – * * 0 – – 4 3 ER IM 59 4 3 ATM Block all interrupt and DMA requests during execution of the next 3 instructions 2F – ––– – – 1 2 BCLR bit, dst dst[bit] ← 0r E2 – * * 0 – – 2 2 BIT p, bit, dst dst[bit] ← pr E2 – * * 0 – – 2 2 BRK Debugger Break 00 – – – – – – 1 1 BSET bit, dst dst[bit] ← 1r E2 – * * 0 – – 2 2 BSWAP dst dst[7:0] ← dst[0:7] R D5 X * * 0 – – 2 2 BTJ p, bit, src, dst if src[bit] = p PC ← PC + X r F6 – ––– – – 3 3 Ir F7 3 4 BTJNZ bit, src, dst if src[bit] = 1 PC ← PC + X r F6 – ––– – – 3 3 Ir F7 3 4 BTJZ bit, src, dst if src[bit] = 0 PC ← PC + X r F6 – ––– – – 3 3 Ir F7 3 4 CALL dst SP ← SP -2 @SP ← PC PC ← dst IRR D4 – ––– – – 2 6 DA D6 3 3 CCF C ← ~C EF * ––– – –- 1 2 CLR dst dst ← 00H R B0 – – – – – – 2 2 IR B1 2 3 Table 127. eZ8 CPU Instruction Summary (Continued) Assembly Mnemonic Symbolic Operation Address Mode Opcode(s) (Hex) Flags Fetch Cycles Instr. Cycles dst src C Z S V D H Flags Notation: * = Value is a function of the result of the operation. – = Unaffected X = Undefined 0 = Reset to 0 1 = Set to 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |