数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LSM6DST 数据表(PDF) 107 Page - STMicroelectronics

部件名 LSM6DST
功能描述  iNEMO inertial module: always-on 3D accelerometer and 3D gyroscope
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

LSM6DST 数据表(HTML) 107 Page - STMicroelectronics

Back Button LSM6DST Datasheet HTML 103Page - STMicroelectronics LSM6DST Datasheet HTML 104Page - STMicroelectronics LSM6DST Datasheet HTML 105Page - STMicroelectronics LSM6DST Datasheet HTML 106Page - STMicroelectronics LSM6DST Datasheet HTML 107Page - STMicroelectronics LSM6DST Datasheet HTML 108Page - STMicroelectronics LSM6DST Datasheet HTML 109Page - STMicroelectronics LSM6DST Datasheet HTML 110Page - STMicroelectronics LSM6DST Datasheet HTML 111Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 107 / 180 page
background image
DocID033525 Rev 2
107/180
LSM6DST
Register description
180
9.58
I3C_BUS_AVB (62h)
I3C_BUS_AVB register (r/w)
Table 161. I3C_BUS_AVB register description
9.59
INTERNAL_FREQ_FINE (63h)
Internal frequency register (r)
Table 163. INTERNAL_FREQ_FINE register description
Table 160. I3C_BUS_AVB register
0(1)
1. This bit must be set to '0' for the correct operation of the device.
IBI_RST_
ACK
0(1)
I3C_Bus_
Avb_Sel1
I3C_Bus_
Avb_Sel0
0(1)
0(1)
PD_DIS_
INT1
IBI_RST_ACK
When this bit is set to '1', IBI is reset with master acknowledge.
When this bit is set to '0', IBI is reset when the interrupt is served (reading output
data or the interrupt source registers).
I3C_Bus_Avb_
Sel[1:0]
These bits are used to select the bus available time when I3C IBI is used.
Default value: 00
(00: bus available time equal to 50 μsec (default);
01: bus available time equal to 2 μsec;
10: bus available time equal to 1 msec;
11: bus available time equal to 25 msec)
PD_DIS_INT1
This bit allows disabling the INT1 pull-down.
(0: Pull-down on INT1 enabled (pull-down is effectively connected only when no
interrupts are routed to the INT1 pin or when I3C dynamic address is assigned);
1: Pull-down on INT1 disabled (pull-down not connected)
Table 162. INTERNAL_FREQ_FINE register
FREQ_
FINE7
FREQ_
FINE6
FREQ_
FINE5
FREQ_
FINE4
FREQ_
FINE3
FREQ_
FINE2
FREQ_
FINE1
FREQ_
FINE0
FREQ_FINE[7:0]
Difference in percentage of the effective ODR (and Timestamp Rate) with
respect to the typical. Step: 0.15%. 8-bit format, 2's complement.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com