IA188EM-PQF100I-R datasheet(33/133 Pages) INNOVASIC

33 / 133 page

IA186EM/IA188EM

Data Sheet

8/16-BIT Microcontrollers

As of Production Version -03

TC [15:0] (bits 15-0) – Timer Count Value. This register has the value of the current count of the

related timer that is incremented every fourth processor clock in internal clocked mode. Alternatively,

the register is incremented each time the Timer 2 maxcount is reached if using Timer 2 as a prescaler.

Timer 0 and Timer 1 may be externally clocked by tmrin0 and tmrin1 signals.

SPICON (044h) - Serial Port Interrupt CONtrol Register.

Master Mode

This register controls the operation of the asynchronous serial port interrupt source (SPI, bit 10 in of the

Interrupt Request register)

The value of this register is 001Fh at reset.

Reserved

Res

MSK

PR2-PR0

Reserved (bits 15-5) – Set to 0.

Reserved (bit 4) – Set to1.

MSK (bit 3) – Mask. This bit, when 0, enables the serial port to cause an interrupt. When this bit is 1,

the serial port is prevented from generating an interrupt.

PR2-PR0 (bits 2-0) – Priority. These bits define the priority of the serial port interrupt in relation to

other interrupt signals. The interrupt priority is the lowest at 7 at reset. The values of PR2 – PR0 are

shown in the following table.

Priority Level

Priority

PR2 – PR0

(High) 0

000b

001b

010b

011b

100b

101b

110b

(Low) 7

111b

WDCON (044h) – WatchDog timer interrupt CONtrol Register.

Master Mode

3737 Princeton NE, Ste 130 • Albuquerque, NM 87107 • Tel 505.883.5263 • Fax 505.883.5477 • www.Innovasic.com

IA188EM-PQF100I-R 数据表(PDF) 33 Page - InnovASIC, Inc

IA188EM-PQF100I-R 数据表(HTML) 33 Page - InnovASIC, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载