数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IA188EM-PQF100I-R 数据表(PDF) 10 Page - InnovASIC, Inc

部件名 IA188EM-PQF100I-R
功能描述  8/16-Bit Microcontrollers
PDF  133 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INNOVASIC [InnovASIC, Inc]
网页  http://www.innovasic.com
标志 INNOVASIC - InnovASIC, Inc

IA188EM-PQF100I-R 数据表(HTML) 10 Page - InnovASIC, Inc

Back Button IA188EM-PQF100I-R Datasheet HTML 6Page - InnovASIC, Inc IA188EM-PQF100I-R Datasheet HTML 7Page - InnovASIC, Inc IA188EM-PQF100I-R Datasheet HTML 8Page - InnovASIC, Inc IA188EM-PQF100I-R Datasheet HTML 9Page - InnovASIC, Inc IA188EM-PQF100I-R Datasheet HTML 10Page - InnovASIC, Inc IA188EM-PQF100I-R Datasheet HTML 11Page - InnovASIC, Inc IA188EM-PQF100I-R Datasheet HTML 12Page - InnovASIC, Inc IA188EM-PQF100I-R Datasheet HTML 13Page - InnovASIC, Inc IA188EM-PQF100I-R Datasheet HTML 14Page - InnovASIC, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 133 page
background image
IA186EM/IA188EM
Data Sheet
8/16-BIT Microcontrollers
As of Production Version -03
PRL Value Processor Release Level
01h
C
02h
D
03h
E
04h
F
RES (bits 7-0) – Reserved.
PDCON (0f0h) - The Power-save CONtrol Register controls several miscellaneous system I/O and
timing functions.
The SYSCON contains 0000h at reset.
15
14
13
12
11
10
9
8
7 6 5 4 3
2
1
0
PSEN
RES
CBF CBD CAF CAD
RES
F2 F1 F0
PSEN (bit 15) – When set to 1, enables the power-save mode causing the internal operating clock to
be divided by the value in F2-F0. External interrupts or interrupts from internal interrupts
automatically clear PSEN. Software interrupts and exception do not clear PSEN. Note that the value of
PSEN is not restored upon execution of an IRET instruction.
RES (bit 14-12) – Reserved. These bits read back as zeros.
CBF (bit 11) – When set to 1, the clkoutb output follows the input crystal (PLL) frequency. When
this bit is 0, the clkoutb follows the internal clock frequency after the clock divider.
CBD (bit 10) – When set to 1, the clkoutb output is pulled low. When this bit is 0, the clkoutb is
driven as an output per the CBF bit.
CAF (bit 9) – When set to 1, the clkouta output follows the input crystal (PLL) frequency. When this
bit is 0, the clkouta follows the internal clock frequency after the clock divider.
CAD (bit 8) – When set to 1, the clkouta output is pulled low. When this bit is 0, the clkouta is driven
as an output per the CBF bit.
RES (bits 7-3) – Reserved. These bits read back as zeros.
F2-F0 (bits 2-0) – These bits control the clock divider as shown below. Note that PSEN must be 1 for
the clock divider to function.
3737 Princeton NE, Ste 130 • Albuquerque, NM 87107 • Tel 505.883.5263 • Fax 505.883.5477 • www.Innovasic.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com