数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IA188EM-PQF100I-R 数据表(PDF) 44 Page - InnovASIC, Inc

部件名 IA188EM-PQF100I-R
功能描述  8/16-Bit Microcontrollers
PDF  133 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INNOVASIC [InnovASIC, Inc]
网页  http://www.innovasic.com
标志 INNOVASIC - InnovASIC, Inc

IA188EM-PQF100I-R 数据表(HTML) 44 Page - InnovASIC, Inc

Back Button IA188EM-PQF100I-R Datasheet HTML 40Page - InnovASIC, Inc IA188EM-PQF100I-R Datasheet HTML 41Page - InnovASIC, Inc IA188EM-PQF100I-R Datasheet HTML 42Page - InnovASIC, Inc IA188EM-PQF100I-R Datasheet HTML 43Page - InnovASIC, Inc IA188EM-PQF100I-R Datasheet HTML 44Page - InnovASIC, Inc IA188EM-PQF100I-R Datasheet HTML 45Page - InnovASIC, Inc IA188EM-PQF100I-R Datasheet HTML 46Page - InnovASIC, Inc IA188EM-PQF100I-R Datasheet HTML 47Page - InnovASIC, Inc IA188EM-PQF100I-R Datasheet HTML 48Page - InnovASIC, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 133 page
background image
IA186EM/IA188EM
Data Sheet
8/16-BIT Microcontrollers
As of Production Version -03
POLLST (026h) – POLL STatus Register.
Master Mode
This register reflects the current state of the Poll register and can be read without affecting its contents.
However, when the Poll Register is read, it causes the current interrupt to be acknowledged and be
replaced by the next interrupt.
The poll status register is read-only.
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
IREQ
Reserved
S4 – S0
IREQ (bit 15) – Interrupt Request. This bit is set to 1 when an interrupt is pending. And during this
state, the S4 - S0 bits contain valid data.
Reserved (bits 14-6) Set to 0
S [4:0] (bit 4-0) – Poll Status. These bits show the interrupt type of the highest priority pending
interrupt.
The interrupt service routine does not begin execution automatically with the IS bit set. Rather, the
application software must execute the appropriate ISR.
POLL (024h) – POLL Register.
Master Mode
When the Poll Register is read, it causes the current interrupt to be acknowledged and be replaced by the
next interrupt. The poll status register reflects the current state of the Poll register and can be read without
affecting its contents.
The POLL register is read-only.
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
IREQ
Reserved
S4 – S0
IREQ (bit 15) – Interrupt Request. This bit is set to 1 when an interrupt is pending. And during this
state, the S4 - S0 bits contain valid data.
Reserved (bits 14-6)
S [4:0] (bit 4-0) – Poll Status. These bits show the interrupt type of the highest priority pending
interrupt.
EOI (022h) – End-Of-Interrupt Register.
3737 Princeton NE, Ste 130 • Albuquerque, NM 87107 • Tel 505.883.5263 • Fax 505.883.5477 • www.Innovasic.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com