IA188EM-PQF100I-R datasheet(88/133 Pages) INNOVASIC

88 / 133 page

IA186EM/IA188EM

Data Sheet

8/16-BIT Microcontrollers

As of Production Version -03

Segment Override Prefix

The Operand Address byte is configured as follows.

Segment Register

Notation

Parameter

Indication

The component of the left is the segment for a component located in

memory. The component on the right is the offset.

The component of the left is concatenated with the component on the right.

Operand

Translation

imm8

Immediate byte: signed number between –128 and 127

imm16

Immediate word: signed number between –32768 and 32767

Operand in memory

Byte string in memory pointed to by DS:SI or ES:DI

m16

Word string in memory pointed to by DS:SI or ES:DI

r/m8

General byte register or a byte in memory

r/m16

General word register or a word in memory

Opcode

Parameter

/0 - /7

The Auxiliary Field in the Operand Address byte specifies an extension (from 000 to 111,

i.e. 0 to 7) to the opcode instead of a register. Thus the opcode for adding (AND) an

immediate byte to a general byte register or a byte in memory is ‘80 /4 ib’. This indicates

that the second byte of the opcode is ‘mod 100 r/m’.

The Auxiliary Field in the Operand Address byte specifies a register rather that an opcode

extension. The opcode byte specifies which register, either byte size or word size, is

assigned as in the aux code above.

3737 Princeton NE, Ste 130 • Albuquerque, NM 87107 • Tel 505.883.5263 • Fax 505.883.5477 • www.Innovasic.com

IA188EM-PQF100I-R 数据表(PDF) 88 Page - InnovASIC, Inc

IA188EM-PQF100I-R 数据表(HTML) 88 Page - InnovASIC, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载