IA188EM-PQF100I-R datasheet(68/133 Pages) INNOVASIC

68 / 133 page

IA186EM/IA188EM

Data Sheet

8/16-BIT Microcontrollers

As of Production Version -03

sdata – Serial Data (synchronous inout)

This pin connects a slave device to synchronous serial transmit and receive data. The last value is

maintained on this pin when it is inactive.

sden1 - sden0 – Serial Data Enables (synchronous outputs with tristate)

These pins facilitate the transfer of data on ports 1 and 0 of the Synchronous Serial Interface (SSI). Either

sden1 or sden0 is asserted by the microcontroller at the start of the data transfer and is de-asserted it when

the transfer is completed. These pins are held low by the microcontroller when they are inactive.

srdy/pio6 - Synchronous Ready (synchronous level-sensitive input)

This signal is an active high input synchronized to clkouta and indicates to the microcontroller that a data

transfer will be completed by the addressed memory space or I/O device.

In contrast to the Asynchronous Ready (ardy), which requires internal synchronization, srdy permits

easier system timing as it already synchronized. Tying srdy high will always assert this ready condition,

whereas tying it low will give control to ardy.

tmrin0/pio11 - Timer Input 0 (synchronous edge-sensitive input)

This signal may be either a clock or control signal for the internal timer 0. The timer is incremented by

the microcontroller after it synchronizes a rising edge of tmrin0. When not used, tmrin0 must be tied

high, or when used as pio11 it is pulled up internally.

tmrin1/pio0 - Timer Input 1 (synchronous edge-sensitive input)

This signal may be either a clock or control signal for the internal timer 1. The timer is incremented by

the microcontroller after it synchronizes a rising edge of tmrin1. When not used, tmrin1 must be tied

high, or when used as pio0 it is pulled up internally.

tmrout0/pio10 - Timer Output 0 (synchronous output)

This signal provides the system with a single pulse or a continuous waveform with a programmable duty

cycle. It is tristated during a bus hold or reset.

tmrout1/pio1 - Timer Output 1 (synchronous output)

This signal provides the system with a single pulse or a continuous waveform with a programmable duty

cycle. It is tristated during a bus hold or reset.

txd/pio22 - Transmit Data (asynchronous output)

This pin provides the system with asynchronous serial transmit data from the serial port.

ucs_n/once1_n - Upper Memory Chip Select (synchronous output) / ONCE Mode Request 1 (input

with internal pull-up)

ucs_n - This pin provides an indication that a memory access is in train to the upper memory block. The

size of the Upper Memory Block and its base address are programmable, with the size adjustable up to

512 Kbytes. ucs_n is held high during bus hold.

3737 Princeton NE, Ste 130 • Albuquerque, NM 87107 • Tel 505.883.5263 • Fax 505.883.5477 • www.Innovasic.com

IA188EM-PQF100I-R 数据表(PDF) 68 Page - InnovASIC, Inc

IA188EM-PQF100I-R 数据表(HTML) 68 Page - InnovASIC, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载