IA188EM-PQF100I-R datasheet(53/133 Pages) INNOVASIC

53 / 133 page

IA186EM/IA188EM

Data Sheet

8/16-BIT Microcontrollers

As of Production Version -03

None of the pcs_n pins are active at reset. Both the Peripheral Chip Select (PACS) register and the MCS

and PCS Auxiliary register (MPCS) registers must be read or written to activate the pcs_n pins aws chip

selects.

pcs6_n and pcs5_n may be programmed to have 0 to 3 wait-states, whereas pcs3_n – pcs0_n may be

programmed to have these and 5, 7, 9, and 15 wait-states.

Refresh Control

The Refresh Control Unit (RCU) generates refresh bus cycles. The RCU generates a memory read

request after a programmable period of time to the bus interface unit.

The ENA bit in the Enable RCU register (EDRAM) enables refresh cycles, operating off the processor

internal clock. If the processor is in power-save mode, the RCU must be reconfigured for the new clock

rate.

If the hlda pin is asserted when a refresh request is initiated (indicating a bus hold condition), the

processor disables the hlda pin to allow a refresh cycle to be performed. The external circuit bus master

must deassert the hold signal for at least one clock period to permit the execution of the refresh cycle.

Interrupt Control

Interrupt requests originate from a variety of internal and external sources that are arranged by the internal

interrupt controller in priority order and presented one by one to the processor.

Six external interrupt sources, five maskable (int4-int0) and one nonmaskable (NMI), are connected to

the processor and six internal interrupt sources (three timers, two DMA channels, and the asynchronous

serial port that are not brought out to external pins).

The five external maskable interrupt request pins can be used as direct interrupt requests. However,

should more interrupts be needed, int3-int0 may be with an external interrupt controller of the 82C59A

type. By programming the internal interrupt controller to slave mode, an external 82C59A compatible

interrupt controller can be used as the system master. Interrupt nesting can be used in all cases that permit

interrupts of a higher priority to interrupt those of a lower priority.

When an interrupt is accepted, other interrupts are disabled, but may be re-enabled by setting the Interrupt

Enable Flag (IF), in the Processor Status Flags register, during the Interrupt Service Routine (ISR).

Setting IF permits interrupts of equal or greater priority to interrupt the currently running ISR.

Further interrupts from the same source will be blocked until the corresponding bit in the In-Service

the INT0 and INT1 control registerm, respectively, when this bit is set to 1. In this mode a new interrupt

may be generated by these sources regardless of the in-service bit. The following table shows the

priorities of the interrupts at power-on reset.

3737 Princeton NE, Ste 130 • Albuquerque, NM 87107 • Tel 505.883.5263 • Fax 505.883.5477 • www.Innovasic.com

IA188EM-PQF100I-R 数据表(PDF) 53 Page - InnovASIC, Inc

IA188EM-PQF100I-R 数据表(HTML) 53 Page - InnovASIC, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载