IA188EM-PQF100I-R datasheet(61/133 Pages) INNOVASIC

61 / 133 page

IA186EM/IA188EM

Data Sheet

8/16-BIT Microcontrollers

As of Production Version -03

ale Address Latch Enable (synchronous output)

This signal indicates the presence of an address on the address bus (ad15-ad0 for the IA186EM or ao15-

ao8 and ad7-ad0 for the AI188EM), which is guaranteed to be valid on the falling edge of ale.

ardy Asynchronous Ready (level-sensitive asynchronous input)

This asynchronous signal provides an indication to the microcontroller that the addressed I/O device or

memory space will complete a data transfer. This active high signal is asynchronous with respect to

clkouta and if the falling edge of ardy is not synchronized to clkouta and additional clock cycle may be

added

ardy should be tied high to maintain a permanent assertion of the ready condition. On the other hand, if

the ardy signal is not used by the system it should be tied low, which passes control to the srdy signal.

bhe_n/aden_n IA186EM only Bus High Enable (synchronous output with tristate) /Address Enable

(input with internal pull-up)

bhe_n - bhe_n and address bit ad0 or a0 inform the system which bytes of the data bus (upper, lower, or

both) are involved in the current memory access bus cycle as shown in the following table.

bhe_n

ad0

Type of Bus Cycle

Word Transfer

High-Byte Transfer (Bits 15-8)

Low-Byte Transfer (Bits 7-0)

Refresh

bhe_n does not require latching and during bus hold and reset is tristated. It is asserted during t1 and

remains so through t3 and tw.

The high and low byte write enable functions of bhe_n and ad0 are performed by whb_n and wlb_n

respectively.

When using the ad bus, DRAM refresh cycles are indicated by bhe_n/aden_n and ad0 both being high.

During refresh cycles the a and ad busses may not have the same address during the address phase of the

ad bus cycle necessitating the use of ad0 as a determinant for the refresh cycle rather than A0.

An additional signal is utilized for PSRAM refreshes (see mcs3_n/rfsh_n pin description).

aden_n

There is a weak internal pull-up on bhe_n/aden_n obviating the need for an external pull-up and reducing

power consumption.

Holding aden_n high or letting it float during power-on reset passes control of the address function of the

ad bus (ad15-ad0) during LCS and UCS bus cycles from aden_n to the DA bit in LMCS and UMCS

registers. When the address function is selected, the memory address is placed on the a19-a0 pins.

3737 Princeton NE, Ste 130 • Albuquerque, NM 87107 • Tel 505.883.5263 • Fax 505.883.5477 • www.Innovasic.com

IA188EM-PQF100I-R 数据表(PDF) 61 Page - InnovASIC, Inc

IA188EM-PQF100I-R 数据表(HTML) 61 Page - InnovASIC, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载