DSP56303 datasheet(220/292 Pages) FREESCALE

220 / 292 page

DSP56303 User’s Manual, Rev. 2

9-28

Freescale Semiconductor

Triple Timer Module

9.4.5 Timer Load Register (TLR)

The TLR is a 24-bit write-only register. In all modes, the counter is preloaded with the TLR value

after the TCSR[TE] bit is set and a first event occurs.

In timer modes, if the TCSR[TRM] bit is set, the counter is reloaded each time after it

reaches the value contained by the timer compare register and the new event occurs.

In measurement modes, if TCSR[TRM] and TCSR[TE] are set, the counter is reloaded

with the value in the TLR on each appropriate edge of the input signal.

In PWM modes, if TCSR[TRM] is set, the counter is reloaded each time after it overflows

and the new event occurs.

In watchdog modes, if TCSR[TRM] is set, the counter is reloaded each time after it

reaches the value contained by the timer compare register and the new event occurs. In

this mode, the counter is also reloaded whenever the TLR is written with a new value

while TCSR[TE] is set.

In all modes, if TCSR[TRM] is cleared (TRM = 0), the counter operates as a free-running

counter.

9.4.6 Timer Compare Register (TCPR)

The TCPR is a 24-bit read/write register that contains the value to be compared to the counter

value. These two values are compared every timer clock after TCSR[TE] is set. When the values

match, the timer compare flag bit is set and an interrupt is generated if interrupts are enabled (that

is, the timer compare interrupt enable bit in the TCSR is set). The TCPR is ignored in

measurement modes.

Event is captured on the rising

edge of the signal from the TIO

signal.

Event is captured on the

falling edge of the signal

from the TIO signal.

——

Pulse generated by

the timer has positive

polarity.

Pulse generated by the

timer has negative

polarity.

——

Pulse generated by

the timer has positive

polarity.

Pulse generated by the

timer has negative

polarity.

——

Pulse generated by

the timer has positive

polarity.

Pulse generated by the

timer has negative

polarity.

Table 9-4. Inverter (INV) Bit Operation (Continued)

Mode

TIO Programmed as Input

TIO Programmed as Output

INV = 0

INV = 1

INV = 0

INV = 1

DSP56303 数据表(PDF) 220 Page - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 220 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

DSP56303 数据表(PDF) 220 Page - Freescale Semiconductor, Inc

DSP56303 数据表(HTML) 220 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载