| 数据搜索系统,热门电子元器件搜索 |
|
DSP56303 数据表(PDF) 198 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56303 数据表(HTML) 198 Page - Freescale Semiconductor, Inc |
|
198 / 292 page ![]() DSP56303 User’s Manual, Rev. 2 9-6 Freescale Semiconductor Triple Timer Module set. If the TCSR[TRM] bit is set, the counter is reloaded with the TLR value at the next timer clock and the count is resumed. If TCSR[TRM] is cleared, the counter continues to increment on each timer clock signal. This process repeats until the timer is disabled. Figure 9-3. Timer Mode (TRM = 1) Figure 9-4. Timer Mode (TRM = 0) Mode 0 (internal clock, no timer output): TRM = 1 N = write preload M = write compare TE Clock (CLK/2 or prescale CLK) TLR TCPR TCF (Compare Interrupt if TCIE = 1) Counter (TCR) first event last event M 0 N N + 1 M N N + 1 N Mode 0 (internal clock, no timer output): TRM = 0 N = write preload M = write compare TE Clock (CLK/2 or prescale CLK) TLR TCPR TCF (Compare Interrupt if TCIE = 1) Counter (TCR) first event last event M 0N N + 1 M 0 1 N M + 1 TOF (Overflow Interrupt if TCIE = 1) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |