数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CY8CKIT-059 数据表(PDF) 116 Page - Infineon Technologies AG

部件名 CY8CKIT-059
功能描述  Programmable System-on-Chip (PSoC®)
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INFINEON [Infineon Technologies AG]
网页  http://www.infineon.com
标志 INFINEON - Infineon Technologies AG

CY8CKIT-059 数据表(HTML) 116 Page - Infineon Technologies AG

Back Button CY8CKIT-059 Datasheet HTML 112Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 113Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 114Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 115Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 116Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 117Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 118Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 119Page - Infineon Technologies AG CY8CKIT-059 Datasheet HTML 120Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 116 / 140 page
background image
Document Number: 001-84932 Rev. *N
Page 115 of 139
PSoC® 5LP: CY8C58LP Family
Datasheet
11.6.8 Universal Digital Blocks (UDBs)
PSoC Creator provides a library of pre-built and tested standard digital peripherals (UART, SPI, LIN, PRS, CRC, timer, counter, PWM,
AND, OR, and so on) that are mapped to the UDB array. See the component datasheets in PSoC Creator for full AC/DC specifications,
APIs, and example code.
Figure 11-76. Clock to Output Performance
Table 11-60. UDB AC Specifications[79]
Parameter
Description
Conditions
Min
Typ
Max
Units
Datapath Performance
FMAX_TIMER Maximum frequency of 16-bit timer in
a UDB pair
67.01
MHz
FMAX_ADDER Maximum frequency of 16-bit adder in
a UDB pair
67.01
MHz
FMAX_CRC
Maximum frequency of 16-bit
CRC/PRS in a UDB pair
67.01
MHz
PLD Performance
FMAX_PLD
Maximum frequency of a two-pass
PLD function in a UDB pair
67.01
MHz
Clock to Output Performance
tCLK_OUT
Propagation delay for clock in to data
out, see Figure 11-76.
25 °C, VDDD ≥ 2.7 V
20
25
ns
tCLK_OUT
Propagation delay for clock in to data
out, see Figure 11-76.
Worst-case placement, routing,
and pin selection
55
ns
Note
79. Based on device characterization (Not production tested).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com