| 数据搜索系统,热门电子元器件搜索 |
|
CY8CKIT-059 数据表(PDF) 116 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
CY8CKIT-059 数据表(HTML) 116 Page - Infineon Technologies AG |
|
116 / 140 page ![]() Document Number: 001-84932 Rev. *N Page 115 of 139 PSoC® 5LP: CY8C58LP Family Datasheet 11.6.8 Universal Digital Blocks (UDBs) PSoC Creator provides a library of pre-built and tested standard digital peripherals (UART, SPI, LIN, PRS, CRC, timer, counter, PWM, AND, OR, and so on) that are mapped to the UDB array. See the component datasheets in PSoC Creator for full AC/DC specifications, APIs, and example code. Figure 11-76. Clock to Output Performance Table 11-60. UDB AC Specifications[79] Parameter Description Conditions Min Typ Max Units Datapath Performance FMAX_TIMER Maximum frequency of 16-bit timer in a UDB pair – – 67.01 MHz FMAX_ADDER Maximum frequency of 16-bit adder in a UDB pair – – 67.01 MHz FMAX_CRC Maximum frequency of 16-bit CRC/PRS in a UDB pair – – 67.01 MHz PLD Performance FMAX_PLD Maximum frequency of a two-pass PLD function in a UDB pair – – 67.01 MHz Clock to Output Performance tCLK_OUT Propagation delay for clock in to data out, see Figure 11-76. 25 °C, VDDD ≥ 2.7 V – 20 25 ns tCLK_OUT Propagation delay for clock in to data out, see Figure 11-76. Worst-case placement, routing, and pin selection – – 55 ns Note 79. Based on device characterization (Not production tested). |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |