M32CSLASH8B datasheet(124/406 Pages) RENESAS

124 / 406 page

Under development

M32C/8B Group

11. Interrupts

Preliminary specification

Specifications in this manual are tentative and subject to change.

REJ09B0450-0050 Rev.0.50 Oct 31, 2008

Page 107 of 385

11.6.4

Interrupt Response Time

Figure 11.7 shows the interrupt response time. Interrupt response time is the period between an interrupt request

generation and the end of an interrupt sequence. Interrupt response time is divided into two phases: the period

between an interrupt request generation and the end of the ongoing instruction execution ((a) in Figure 11.7),

and the period required to perform the interrupt sequence ((b) in Figure 11.7).

Figure 11.7

Interrupt Response Time

Time (a) varies depending on an instruction being executed. The DIV, DIVX, and DIVU instructions require the

longest time (a), which is at the maximum of 42 cycles.

Table 11.5 lists time (b).

Table 11.5

Interrupt Sequence Execution Time(1)

NOTE:

1. The values when interrupt vectors are allocated in even addresses in the internal ROM, except for the high-

speed interrupt.

Interrupts

Execution Time

(in terms of CPU clock)

Peripheral function

14 cycles

INT instruction

12 cycles

NMI

Watchdog timer

Undefined instruction

Address match

13 cycles

Overflow

14 cycles

BRK instruction (relocatable vector table)

17 cycles

BRK instruction (fixed vector table)

19 cycles

High-speed interrupt

5 cycles

Instruction

Interrupt sequence

Instruction in interrupt routine

Time

Interrupt response time

(a)

(b)

Interrupt request is

acknowledged

Interrupt request is

generated

(a) Period between an interrupt request generation and the end of instruction execution.

(b) Period required to perform an interrupt sequence.

M32C/8B 数据表(PDF) 124 Page - Renesas Technology Corp

M32C/8B 数据表(HTML) 124 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载