AM79C971VCW datasheet(31/265 Pages) AMD

31 / 265 page

Am79C971

Figure 1.

Slave Configuration Read

The Am79C971 controller will not assert DEVSEL if it

detects an address match, but the PCI command is not

of the correct type. In memory mapped I/O mode, the

Am79C971 controller aliases all accesses to the I/O re-

sources of the command types Memory Read Multiple

and Memory Read Line to the basic Memory Read

command. All accesses of the type Memory Write and

Invalidate are aliased to the basic Memory Write com-

mand. Eight-bit, 16-bit, and 32-bit non-burst transac-

tions are suppor ted. The Am79C971 controller

decodes all 32 address lines to determine which I/O re-

source is accessed.

The typical number of wait states added to a slave I/O

or memory mapped I/O read or write access on the part

of the Am79C971 controller is six to seven clock cycles,

depending upon the relative phases of the internal

Buffer Management Unit clock and the CLK signal,

since the internal Buffer Management Unit clock is a di-

vide-by-two version of the CLK signal.

The Am79C971 controller does not support burst trans-

fers for access to its I/O resources. When the host

keeps FRAME asserted for a second data phase, the

Am79C971 controller will disconnect the transfer.

Figure 2.

Slave Configuration Write

The Am79C971 controller supports fast back-to-back

transactions to different targets. This is indicated by the

Fast Back-To-Back Capable bit (PCI Status register, bit

7), which is hardwired to 1. The Am79C971 controller

is capable of detecting an I/O or a memory-mapped

I/O cycle even when its address phase immediately fol-

lows the data phase of a transaction to a different tar-

get, without any idle state in-between. There will be no

contention on the DEVSEL, TRDY, and STOP signals,

since the Am79C971 controller asserts DEVSEL on

the second clock after FRAME is asserted (medium

timing) See Figure 3 and Figure 4.

FRAME

CLK

IRDY

TRDY

C/BE

DEVSEL

STOP

IDSEL

23456

1010

PAR

DEVSEL is sampled

DATA

ADDR

20550D-4

FRAME

CLK

IRDY

TRDY

C/BE

DEVSEL

STOP

IDSEL

23456

1011

PAR

DATA

ADDR

20550D-5

AM79C971VCW 数据表(PDF) 31 Page - Advanced Micro Devices

AM79C971VCW 数据表(HTML) 31 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载