数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM79C971VCW 数据表(PDF) 36 Page - Advanced Micro Devices

部件名 AM79C971VCW
功能描述  PCnet??FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
PDF  265 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM79C971VCW 数据表(HTML) 36 Page - Advanced Micro Devices

Back Button AM79C971VCW Datasheet HTML 32Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 33Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 34Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 35Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 36Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 37Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 38Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 39Page - Advanced Micro Devices AM79C971VCW Datasheet HTML 40Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 265 page
background image
36
Am79C971
Figure 10.
Slave Cycle Data Parity Error Response
Master Bus Interface Unit
The master Bus Interface Unit (BIU) controls the acqui-
sition of the PCI bus and all accesses to the initializa-
tion block, descriptor rings, and the receive and
transmit buffer memory. Table 3 shows the usage of
PCI commands by the Am79C971controller in master
mode.
Bus Acquisition
The Am79C971microcode will determine when a DMA
transfer should be initiated. The first step in any
Am79C971bus master transfer is to acquire ownership
of the bus. This task is handled by synchronous logic
within the BIU. Bus ownership is requested with the
REQ signal and ownership is granted by the arbiter
through the GNT signal.
FRAME
CLK
AD
IRDY
TRDY
C/BE
DEVSEL
PAR
ADDR
CMD
PAR
1
2345678
10
9
DATA
PAR
BE
PERR
20550D-13
Table 3.
Master Commands
C[3:0]
Command
Use
0000
Interrupt
Acknowledge
Not used
0001
Special Cycle
Not used
0010
I/O Read
Not used
0011
I/O Write
Not used
0100
Reserved
0101
Reserved
0110
Memory Read
Read of the initialization
block and descriptor
rings
Read of the transmit
buffer in non-burst mode
C[3:0]
Command
Use
0111
Memory Write
Write to the descriptor
rings and to the receive
buffer
1000
Reserved
1001
Reserved
1010
Configuration Read
Not used
1011
Configuration Write
Not used
1100
Memory Read
Multiple
Read of the transmit
buffer in burst mode
1101
Dual Address Cycle Not used
1110
Memory Read Line
Read of the transmit
buffer in burst mode
1111
Memory Write
Invalidate
Not used
Table 3.
Master Commands (Continued)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com